

CDC® ASYNCHRONOUS COMMUNICATIONS LINE ADAPTER

DU 137-A

DU 189-A/B

DU 190-A/B

DU 191- A/B

	REVISION RECORD
REVISION	DESCRIPTION
01	Preliminary release
5/75	
A	Initial release
7/75	
В	Final edition
6/77	
С	Manual revised to improve format and conform to CDC
9/77	publication standards. Publication change only.
	This edition obsoletes all previous editions.
D	Revised to incorporate ECOs 8063, 8139, 8181, 8192, 8208, 8221
6/78	and 8290. This revision obsoletes all previous editions.
E	Revised to incorporate electromagnetic interference cable changes,
10/79	and Engineering Change Orders 8246 and 8648, and Technical Action
	Request, 045640. Added configurations DY189-A/B, DY190-A/B, and
	DY191-A/B.
	, and the state of
	,
ıbl i cat i on No.	Address comments concerning

Revision Letters I, O, Q and X are not used

74700900

© 1975, 1977, 1978, 1979 by Control Data Corporation Printed in the United States of America Address comments concerning this manual to:

CONTROL DATA CORPORATION
Publications and Graphics Division
P. O. Box 4380-P
Anaheim, California 92803

or use Comment Sheet in the back of this manual.

MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET

This manual reflects the equipment configurations listed below.

EXPLANATION: Locate the equipment type and series number, as shown on the equipment FCO log, in the list below. Immediately to the right of the series number is an FCO number. If that number and all of the numbers underneath it match all of the numbers on the equipment FCO log, then this manual accurately reflects the equipment.

EQUIPMENT TYPE	SERIES	WITH FCOs	COMMENTS
DU137-A DU189-A DU189-B DU190-A DU190-B DU191-A DU191-B	01 01 01 01 01 01		
T.			
			·
			,

LIST OF EFFECTIVE PAGES

New features, as well as changes, deletions, and additions to information in this manual, are indicated by bars in the margins or by a dot near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.

PAGE	REV	PAGE	REV	PAGE	REV	PAGE	REV	PAGE	REV
Cover	- 1								
Title Page ii thru x	- E								
1-1	c		1 1						
1-2 1-3	E		1 1	1					
1-3	C E						1 1		
1-5 thru			lj						
1-10 2-1 thru	С		1 1						
2-10	С								
3-1 thru 3-7			1						
4-1 thru	E] . [1 1		
4-12	c		1	1					
4-13 4-14/4-15	E C								
5-1	č						i I		
5-2 thru 5-12	E	İ	1 1						
6-1 thru	E						l i		
6-3	C								
7-1 7-2 thru	С						1		
7-10	Е							1	
7 -1 1 thru 7 -1 9	_					ĺ			
7-19 7-20 thru	D								
7-44	Е								
8-1 8-2	C				l				
8-3 thru	-				1				
8-9	E								
A-1, A-2 B-1	c c								
Comment					ł				
Sheet Mailer	-				-				
Cover	_								
	ī								
	1								
				8	ļ				
					İ				
	ı								
	1							[
								l i	- 1

PREFACE

This manual contains information on operation, maintenance, installation and checkout as well as relevant programming considerations for the CDC Asynchronous Communications Line Adapter DU137-A. The communications line adapter and associated cables are used within the 255X Network Processor Unit.

The DU137-A Communications Line Adapter (CLA) interfaces with different modems, according to the cable set to be selected. The DU189-A/B, DU190-A/B, and DU191-A/B CLAs each consist of a DU137-A circuit card and includes a preselected interface cable set.

The A version and B version 255X cabinets referred to in this manual are described in the system cabinets manual listed below.

The B version cabinets contain electromagnetic interference (EMI) protection.

The manual is intended for use by Customer Service engineers and presumes minimal knowledge of the 255X Network Processor Unit (formerly called host communications processor).

Preventive maintenance and fault isolation procedures to the circuit card level are given and card repair on-site should be limited to emergency conditions only.

The related publications listed below are available through the CDC Literature and Distribution Services, 308 North Dale Street, St. Paul, Minnesota 55103.

Publication Title	Publication Number
255X Network Processor Unit, Hardware Maintenance Manual	60472000
255X Network Processor Unit, Hardware Reference Manual	60472800
255X Host Communications Processor Site Preparation Manual	74641200
Loop Multiplexer and Card Cage DY200-A, DY197-A, Hardware Maintenance Manual	74873938
255X NPU Equipment Cabinets Hardware Maintenance Manual	74873971

CONTENTS

1. GENERAL DESCRIPTION	1-1	Cable Types Circuit Card Locations	3-1 3-1
Introduction	1-1	Communications Line Expansion Units	3-1
Physical Description	1-1	Card Location Priorities	3-1
ACLA Characteristics	1-1	Card Installation	3-3
System Application	1-1	Cable Installation	3 -6
Features	1-1	Initial Checkout	3-6
Half- and Full-Duplex Operation	1-1	Crating and Shipping	3-7
Code Lengths	1-3	ara and Francis	
Character Parity Generation/			
Detection	1-3	4. THEORY OF OPERATION	4-1
Automatic Answering	1-3	4. IMPORT OF OFFICER	* +
Signaling Rate Selection	1-6	Introduction	4-1
Restraint Signal Detection	1-6	Output Section	4-1
Data Transfer Overrun	1-6	Bus Buffers	4-1
	1-7		4-1
Loopback Test		Select Output	4-1 4-1
Modem Interface	1-7	Format Decode	
Functional Description	1-7	Command Counter	4-1
Operational Concept	1-7	Command Registers	4-2
Functional Sections	1-7	Universal Asynchronous Receiver/	
Input Section	1-7	Transmitter	4-2
Data Input	1-7	Transmitter	4-3
Input Error Conditions	1-9	Receiver	4-3
Output Section	1-9	Output Data Demand	4 – 4
Data Output	1-9	Output Data	4-4
Echoplex Mode	1-10	Output Loop Error	4-5
Break Generation	1-10	Input Section	4-5
Loop Error Detection	1-10	Input Available	4-7
CLA Addressing	1-10	Input Control Logic	4-7
Master Clear	1-10	Input Control States	4-12
Modem Interface Section	1-10	Input Multiplexer	4-12
Speed Generators	1-10	Input Loop Error	4-12
		Character Assembly	4-12
		Modem Interface Section	4-13
2. OPERATION	2-1	Modem Strapping	4-13
		Monitoring	4-13
Controls and Indicators	2-1	Monitor Signals	4-13
Operating Procedures	2-1	Ring Indicator Status	4-14
Programming Considerations	2-1	Status Read/Write	4-14
Multiplexing Subsystem Overview	2-2	Data Associated Status	4-14
Line Frame Formats	2-2	Indicators	4-14
Cell and Word Formats	2-3	Speed Generators	4-15
Addressing Cell	2-3	bpeed denerators	4 13
Data Cell	2-3		
— — — — — — — — — — — — — — — — — — —		E DIACDAMO	5-1
Supervision Cell	2-3	5. DIAGRAMS	2-1
Status Words	2-4	Acrehronous CIA Full DC 222/	
Command Words	2-4	Asychronous CLA - Full RS-232/	
Programming Notes	2-9	Variable Speed, Logic Diagram,	
ACLA Initialization	2-9	74877129	5-2
Communications Line Connection	2-9		
Input Operation	2-9		
Output Operation	2-10		
Loopback Test Operation	2-10	C WATERDANGE	<i>-</i> -
Break/Open-Line Detection	2-10	6. MAINTENANCE	6-1
Restraint Detector	2-10		
		Troubleshooting	6-1
		Special Tools	6-1
3. INSTALLATION AND CHECKOUT	3-1	Test Equipment	6-1
		On-Line Diagnostics	6-1
Uncrating	3-1	Off-Line Diagnostics	6-1
Installation	3-1	Pin Connections and Signals	6-1
Circuit Card Types	3-1	Card Replacement	6-1

74700900 E ix

	7.	PARTS DATA	7-1		A Loop External Test Connector,	
	Circ	uit Card Assembly, ACLA, Full		. 74	4715600	7-43
	RS	232/Variable Speed, 74447001	7-2			
	Cabl	e Assembly, ACLA to 103A/113		8.	WIRE LISTS	8-1
		dem, 74657700/03	7-5			
		e Assembly, ACLA to Terminal,		Wire	List, Cable Assembly, ACLA to	
		657900 e Assembly, ACLA to 103F Modem,	7-11	I(03A/113 Modem, 74657800	8-2
		658300	7-15		E List, Cable Assembly, ACLA to erminal, 74658000	8-3
	Circ	uit Card Assembly, ACLA, Full	0	Wire	List, Cable Assembly, ACLA to	0-3
	RS	-232/Variable Speed, 74877129	7-20		03F Modem, 74658400	8-4
ı	Cabl	e Assembly, Asynchronous RS-232			List, ACLA Loop External Test	
ı	Cabl	103A/113, 74875756 e Assembly, Asynchronous RS-232	7-23		onnector, 74715700	8-5
ı		Terminal, 74875846	7-27		List, Cable Assembly, ACLA to 03/113 Modem, 74875756	8-6
ı	Cabl	e Assembly, Asynchronous RS-232	,		E List, Cable Assembly, ACLA to	0-0
ı	to	103F Modem, 74875760	7-31	$T\epsilon$	erminal, 74875846	8-7
ı		e Assembly, ACLA to 2028 Modem, 876194			List, Cable Assembly, ACLA to	_
ı		e Assembly, ACLA to 2025 Modem,	7-35		3F Modem, 74875760	8-8
ı	74	874002	7-39		List, Cable Assembly, ACLA to D2S Modem, (Rev. Chan), 74876194	8-9
					132 1344 (1181	0)
			APPEND)IXE	S	
	A	Glossary	A-1	В	Hexadecimal Conversion Tables	B-1
			FIGUR	RES		
		2072				
	1-1 1-2	ACLA Circuit Card ACLA Card Placement	1-2	4-1	· · · · · · · · · · · · · · · · · · ·	
ı	1-3	Location of ACLA and LM	1-3		Interface and Command Timing Diagram	4-2
l		Card Cage in a NPU Cabinet	1-4	4-2	UART Transmitter Block Diagram	4-2
•	1-4	NPU System Application	1-5	4-3	UART Transmitter Timing Diagram	4-4
	1-5	ACLA Block Diagram	1-8	4-4	UART Receiver Block Diagram	4-5
	2-1	Controls and Indicators,	2 2	4-5	UART Receiver Timing Diagram	4-6
	2-2	ACLA Card Handle Loop Cell Structure	2-2 2-3	4-6	Input Control (IC2-IC1) States Diagram	47
	3-1	Typical ACLA Cable Connectors	3-2	4-7	Input Control (ODD, DATA, SUPV)	4-7
ı	3-2	Component Location, Basic NPU		- •	Timing Diagram	4-8
	2 2	Cabinet	3-4	4-8	Input Control (SUPV only)	
	3-3	Component Location, Stand- alone Cabinet	3-4	4-9	Timing Diagram	4-9
•	3-4	Priorities of Loop Multiplexer	3-4	4-9	Input Control (DATA only) Timing Diagram	4-10
		Interconnection	3-5	4-10	Input Control (ODD only)	4-10
	3-5	Typical Grounding Arrangements			Timing Diagram	4-11
		for B Version Cabinets	3-6		Modem Interface Timing Diagram	4-14
				4-12	Speed Generator Timing Diagram	4-15
			TABL	ES		
	1-1	Physical Characteristics	1-6	2-13	Command Word 4 Format	2-9
	1-2	Nonoperating Environmental		3-1		3-2
	_	Requirements	1-6	3-2		J L
	1-3	Operating Environmental			DU191-A/B Cable Sets	3-2
	2-1	Requirements Switches and Indicators	1-6	3-3		
	2-1	Cell Frame Formats	2-1 2-4	3-4	Pin Connections Cable 10400-2 Signals and	3-3
	2-3	Addressing Code Format	2-4	3-4	Pin Connections	3-3
	2 - 4	Data Cell Format	2-4	3-5		ر ر
	2-5	Status Word 1 Format	2-5		Pin Connections	3-3
	2-6 2-7	Status Word 2 Format	2-5	4-1		4-13
	2-7 2-8	Command Word 1 Format Command Word 2 Format	2-6 2-6	6-1	£	
	2-8 2-9	Code Bits and Reference	2-0	6-2	Interface Signals Modem-to-ACLA Interface	6-2
	•	Frequencies	2-7	0 2	Signals and Pin	
	2-10	Common Baud Rates and			· .	6-3
	רו כ	Command Codes	2-8			
		Command Word 3 Format Character Length and Parity	2-8			
		Status Code	2-9			

INTRODUCTION

This section describes the physical and functional characteristics of the asynchronous communications line adapter (ACLA).

The ACLA is an asynchronous data conversion and control device which provides for the connection of asynchronous communications facilities to a communications processor.

PHYSICAL DESCRIPTION

An ACLA consists of integrated circuits and components mounted on an 11- by 14-inch (279.4 by 355.6 mm) circuit card as shown in figure 1-1. Two complete, identical ACLAs are contained on one card. The rear edge of the card contains two 102-contact tab connectors, extending the full length of the card. When the card is inserted in its card cage, these tab connectors engage the cage backpanel to provide signal paths between the ACLAs and their interfacing element in the multiplexing subsystem, the loop multiplexer.

The card is reinforced and protected with a metal frame which is riveted to the ACLA card. The front surface (card handle) provides an accessible mounting surface for the switches, indicators, cable connectors, and identification labels. The card handle when installed forms a cover to assure that cooling air is contained within the card cage. Two plastic ejectors on the handle facilitate removal of the card from the card slot.

Two pair of hexadecimal switches permit address selection of each ACLA and four signal indicators show when signals are passing through the ACLA. Two 25-pin connectors on the card handle provide the connection for ACLA-to-terminal/modem signal cables. Two toggle switches permit enabling or disabling of the input-available signal from the ACLA to the loop multiplexer.

All ACLA circuit cards are installed in a CLA and loop multiplexer card cage assembly, which also contains one or two loop multiplexer circuit cards, as shown in figure 1-2. The cage assembly provides 16 positions (card slots) for communications line adapters; an ACLA may reside in any position. Figure 1-3 shows the placement of ACLAs in a 2550 Series Network Processor Unit (NPU).

Figure 1-4 illustrates the use of a communications line expansion (CLE) unit. When more than 16 CLA cards are required or the number of communications lines exceeds 32,

a CLE unit may be used. The first CLE is used for expansion beyond 16 cards or 32 lines. A second CLE allows expansion beyond 32 cards or 64 lines with a third CLE permitting expansion to 64 cards or 128 lines. Each CLE consists of one or two loop multiplexers and required power and cooling assemblies.

ACLA CHARACTERISTICS

A summary of the physical specifications for the ACLA are given in table 1-1. Nonoperating environmental requirements for the ACLA are given in table 1-2, and operating environmental requirements are listed in table

SYSTEM APPLICATION

The loop multiplexer, multiplex loop, multiplex loop interface adapter, and all of the CLAs make up the multiplexing subsystem. The multiplexing subsystem hardware elements function as follows:

- Communications line adapters (CLAs) provide data conversion and control between the loop multiplexer and communications lines that are connected to the customer-supplied terminals or modems.
- The loop multiplexer provides a multiplexed path between a group of CLAs and the multiplex loop.
- The multiplex loop interconnects several loop multiplexers and the MLIA, residing in the communications processor.
- The multiplex loop interface adapter (MLIA) provides the hardware interface between the multiplex loop and the processor.

A sample system application is shown in figure 1-4, which is for illustrative purposes only; it does not necessarily represent a typical nor practical configuration.

FEATURES

HALF- AND FULL-DUPLEX OPERATION

The ACLA can be operated in either the halfor full-duplex mode. The request-to-send function is under program control. For half-duplex operation, it can be turned on




Figure 1-1. ACLA Circuit Card




Figure 1-2. ACLA Card Placement

or off independent of other ACLA commands to switch the modem between transmit and receive modes. Also, the input section can be disabled while in transmit mode to avoid receiving back what is being sent. For full-duplex operation, a request-to-send signal is generally left on by program control and the input section continuously enabled.

CODE LENGTHS

The ACLA can receive or transmit 5-, 6-, 7-, or 8-bit characters. A parity bit may also be added. Stop bit duration can be 1, 1.5, or 2 units in length. Character length, parity bit, and stop bit duration are all selected by program commands.

CHARACTER PARITY GENERATION/DETECTION

As a software option, the ACLA can be commanded to check input for and generate output with odd, even, or without character

parity. When a character is received with incorrect parity, parity-error-status is sent to the processor coincident with the character.

AUTOMATIC ANSWERING

The ACLA may be used with modems capable of automatic answering. Upon receipt of a call, the local modem sends a ring-indicator signal to the ACLA, which in turn reports ring-indicator status to the processor. If the software had previously activated dataterminal-ready (DTR), the modem answers the call after one ring. If DTR is not on, the modem does not answer the call until the software issues a command to turn on DTR. Thus, the software may precondition DTR on and calls are answered when received, or DTR can be left off and the software decides, upon receipt of ring-indicator status, whether to answer the call or not.




Figure 1-3. Location of CLA and LM Card Cage in NPU Cabinet

1-4




Figure 1-4. NPU System Application

TABLE 1-1. PHYSICAL CHARACTERISTICS

Characteristics	Value
Dimensions	
Length Width Thickness	14 in. (356 mm) 11 in. (279 mm)
with card handle card only	0.9 in. (23 mm) 0.063 in. (1.6 mm)
Weight	1.6 lb (0.73 kg)
Power Requirement Consumption Logic voltages	13.6 watts +5.0 ±0.25 V 2.00 amp; +12.0 ±0.50 V 0.15 amp; -12.0 ±0.50 V 0.15 amp

TABLE 1-2. NONOPERATING ENVIRONMENTAL REQUIREMENTS

Parameter	Requirement
Altitude	1000 ft (305 m) below sea level to 15,000 ft (4575 m) above sea level
Temperature	-30°F to +150°F (-35°C to +66°C)
Thermal Shock	+80°F to -30°F (+27°C to -35°C) or +80°F to +150°F (+27°C to +66°C) (rate of change not to exceed 20°F (11.1°C) per hour)
Humidity	5% to 95% (no conden- sation)
Shock	18 impacts of $5g \pm 10\%$ for a duration of 11 ± 1 msec, with a maximum g occuring at 5.5 msec.
	3 impacts in each direc- tion along 3 major axes
Vibration	Peak displacement ±0.005 in. at 5 to 60 Hz, and acceleration of 2g at 60 to 500 Hz as packed for shipment

TABLE 1-3. OPERATING ENVIRONMENTAL REQUIREMENTS

Parameter	Requirement
Altitude	1000 ft (305 m) below sea level to 6000 ft (1830 m) above sea level
Temperature	Recommended: +72°F (+22°C) (ambient temp- erature for 255X Series system)
Humidity	Continuous operation at 90% relative humidity and 104°F(40°C). No operational condensation requirements. Excursion rate: not to exceed 10% per hour
Particulate Contamination	Range 3
Caustic Chemical Environment	Not allowed

SIGNALING RATE SELECTION

The ACLA can operate at any of the standard signaling rates: 75, 110, 134.5, 150, 300, 600, 1200, 2400, 4800, and 9600 baud. Other rates are also available. The signaling rate is selected by program command and can be different for transmit and receive.

RESTRAINT SIGNAL DETECTION

The ACLA provides the necessary interface for operating with an AT&T 811B Auxiliary Data Set used for TWX network connections. When the 811B detects a restraint condition from the TWX central office equipment, it activates a restraint-detection signal to the ACLA, causing the ACLA to suspend data transmission.

DATA TRANSFER OVERRUN

The ACLA generates data-transfer-overrun status bit if it assembles a new character before a previously assembled character has been transferred to the processor.

LOOPBACK TEST

On-line maintenance and checkout of the ACLA can be performed by use of the loopback test feature. When the ACLA receives a loop-internal-test (LIT) command from the processor, data from the output section is routed directly to the input section. Also, modem control signal lines (e.g., requestto-send) are routed back to appropriate modem status lines (e.g., clear-to-send). The loopback test mode allows testing of all ACLA sections except the modem interface (level conversion) circuits.

MODEM INTERFACE

The ACLA provides full interface with EIA RS-232-C and CCITT Recommendation V.24 standard signal levels at variable speeds. In addition to the normal data signals, the following control signals are accommodated:

- Request to send
- Clear to send
- Data set ready
- Data terminal ready
- Data carrier detector (Received line signal detector)
- Ring indicator
- Restraint detector
- Originate mode
- Local mode
- Secondary request to send Secondary data carrier detector
- Terminal busy

FUNCTIONAL DESCRIPTION

OPERATIONAL CONCEPT

The ACLA is a functional element of a demand-driven loop multiplexing subsystem. Figure 1-4 shows the interrelationship of the other functional elements of the subsystem.

The multiplex loop gathers input data and status from, and distributes output data and control to, many communications line adapters (CLAs). CLAs gain access to the multiplex loop through a loop multiplexer. The loop multiplexer allows a group of CLAs to access the multiplex loop through a single attachment point. It is essentially a passive device.

Both ends of the multiplex loop terminate at the multiplex loop interface adapter (MLIA), a control unit attached to the processor's input/output and direct memory access channels. The MLIA controls the operation of the multiplex loop, and transfers data and supervision between the loop and the processor. For more detailed information on the operation of the multiplexing subsystem, refer to the 255X Series HCP/NPU Hardware Reference Manual.

The ACLA assembles data character in its input section and disassembles them in its output section. On input, it converts serial data to parallel data, assembling the serial data at the signaling rate of the communications facility and transferring the data to the loop multiplexer. On output the ACLA functions as a parallel-toserial converter, receiving the data characters from the loop multiplexer and outputting them serially at the signaling rate of the communications facility. data paths of the ACLA are shown in figure 1-5.

FUNCTIONAL SECTIONS

The ACLA consists of four functional sections: input, output, speed generators, and modem interface.

The input section receives serial data from the communications line and converts it to parallel format for input to the processor. The input section also monitors the data transfer process and communications facility (via the modem interface section) and reports status to the processor.

The output section converts parallel data from the processor to serial form for transmission to the communications line. The output section also accepts commands from the processor, which are used to control the data transfer process and communications facility.

The transmit and receive speed generators supply separate clock sources to the ACLA to operate at various baud rates. Each generator, under program control, can select one of four reference frequencies (provided by the loop multiplexer or special option) and divides it to produce the clock signals needed by the ACLA. All commonly used baud rates can be accommodated.

The modem interface section contains circuits that convert the electrical interface signals required by the communications facility (e.g., modem) to levels compatible with the internal ACLA logic. The ACLA interfaces with communications facilities that conform to EIA Standard RS-232-C or CCITT Recommendation V.24 interface standards and operates with modems compatible with AT&T 103, 113, and 202 Data Sets and CDC 358-1 transceiver. It operates at variable input and output speeds up to a maximum of 9600 bps.

Input Section

DATA INPUT

The input section of the ACLA may be set, via a command through the loop multiplexer, so that it ignores all inputs on the data line. Data assembly occurs only if the ACLA has received a command instructing it to monitor the input data line.




Figure 1-5. ACLA Block Diagram

Following initialization by the processor, the ACLA monitors the input data line for a mark (negative voltage) to space (positive voltage) transition. Upon detection of the mark-to-space transition, the ACLA initiates input character timing and ensures that a valid character start bit is present. If the input data line is found to be of a marking condition at one-half bit time after the beginning of the start bit, the ACLA resets its character timing and halts character assembly. If the data line is still at a spacing condition, the timing continues running until the incoming data character is assembled and transferred to the storage buffer in preparation for transfer to the loop multiplexer. At this time, the ACLA sets input available (IAV) which notifies the loop multiplexer that data is ready to be accessed. The ACLA does not transfer the received parity bit to the loop multiplexer when checking parity, but does transfer all bits received when not checking parity.

INPUT ERROR CONDITIONS

The ACLA uses three methods of error checking to ensure the integrity of the incoming data. This is to insure that no data is lost or transferred in error without a report being made to the software. Via command from the processor, the ACLA can be instructed to check for either even or odd character parity or to ignore character parity. Upon detection of a character parity error, input-available signal to the loop multiplexer is set and the parity-error-status (PES) bit is set to a l in the status buffer.

The second method of error checking is the framing error which is also used to detect a break condition. To assure that the incoming character is valid, the ACLA checks to see if a valid stop bit is present. If the data line is at spacing condition in the middle of the first stop bit, input-available to the loop multiplexer sets and the framingerror-status (FES) bit is set to a one in the status buffer. Following detection of a framing error, the ACLA ceases to record the information on the data line until it sees a mark-to-space transition on the data line. The data-line-monitor command from the processor can be used to force this condition. The break condition (one or more character-times of spacing) is detected by the reporting of a null character and framing error by the ACLA for each character time of break. To determine the length of the break condition, the program issues the data-linemonitor command to cause the ACLA to monitor the data line for one more character time. When a break condition has been determined to exist, the program may periodically interrogate the ACLA to determine the condition of the data line with the use of data-line-monitor. FES is

monitored and reported regardless of the state of input-on signal as long as input-status-on is logic 1.

When assembling characters, a previously assembled data character is held in the transfer buffer until the next data character is assembled. If the character in the transfer buffer has not been accessed by the loop multiplexer by the time the new character is assembled, the previous character is erased and the new character set into the buffer; input-available is set and the data-transfer-overrun (DTO) bit is set to 1 in the status buffer. The input section does not store more than one data character.

Output Section

DATA OUTPUT

The ACLA output section receives commands and parallel data from the processor via the LM and transfers the data in serial form to the modem at a signaling rate determined by an internal timing source.

The output section of the ACLA is presented with an address and a select signal. If the address corresponds to the settings of the address switches, the ACLA recognizes commands and/or data received at the output bus.

Any combination of commands and data can be received by the ACLA; however, the ACLA can receive no more than one character at a time and process no more than two characters at a time. These commands must be contiquous.

Commands consist of the appropriate format bits and 8 bits of information. When a command is received, the 8 information bits are loaded into the command 1 register. In the same manner, the second, third, and fourth commands are stored in their appropriate registers. These commands are used to determine word length, parity, mode, and the state of the modem control lines.

Before the initiation of transmitting data, the ACLA must be programmed to include: 5, 6, 7, or 8 bits of data; even, odd, or inhibited parity; and 1 or 2 stop bits. Asynchronous transmission requires that the ACLA add a start bit to the beginning of each character and parity and stop bits to the end.

When the processor is ready to output data, it sends the output-on (OON) command to the ACLA. Upon receipt of the OON command and if CTS is active from the modem, the ACLA generates output-data-demand (ODD), which in turn causes input-available (IAV) to be set. The LM responding to the IAV, selects the input side of the ACLA, picking up the ACLA address with the ODD bit set, and forwards it to the processor. The processor reacts to this ODD by sending

the first data character to the ACLA. The ACLA is inhibited from generating ODDs if any one of the following conditions are mat: clear-to-send (CTS) signal from the modem is inactive; restraint detector from the modem is active; or OON is inactive.

Data received by the ACLA is loaded into the transmitter holding register by the output strobe signal and then into the transmitter shift register in preparation for a serial transmission on the transmit data line. This transference of data from the holding register to the shift register causes an ODD to be generated, which is forwarded to the processor, informing the processor that the ACLA can accept another character. If another data character is not received by the ACLA before completion of the serial transmission of the character in process, the transmit data line remains in the marking condition.

ECHOPLEX MODE

Upon receipt of a command, the ACLA can route the data received from the modem back to the modem while accomplishing normal processing of the incoming data.

BREAK GENERATION

Following the receipt of a break command, the ACLA places the transmit-data line at a constant spacing condition. This condition continues until a command is received to turn break command to off.

LOOP ERROR DETECTION

The ACLA monitors two error lines from the loop multiplexer for the reporting of errors on the loop. One line indicates errors on the input loop while the other indicates errors on the output loop. The ACLA reports input error status if the input line toggles true during an input select or output error status if the output line toggles true during the output select.

CLA ADDRESSING

Each CLA may be one of 32 CLAs attached to the loop multiplexer backplane. In order to increase efficiency, many of the signals coming to the ACLA are bus organized. Because of this, each ACLA must be capable of generating an 8-bit address on input frames and recognizing the same 8-bit address on output frames. Figure 1-5 shows the data interchange between the ACLA and the loop multiplexer.

MASTER CLEAR

When the master-clear (MCL) signal originating at the LM attains a logic 1 condition, the ACLA is set to an idle state; all bits of command word 1, break and ISON bits of command word 2, and ECHO and LIT bits of command word 3 are set to a logic 0; in addition, the transmit and receive shift register, receive storage buffer, framing-error status, parity-error status, and data-transfer-overrun status are reset. The transmit-data line sets to a marking condition. Input-loop-error, output-loop-error status, and ODD are not reset. MCL must be active a minimum of 30 microseconds before the ACLA is guaranteed to be in the idle condition.

Modem Interface Section

The modem interface section of the ACLA provides the level conversion logic to make the ACLA compatible with the signal levels of the modem. This section of the ACLA also monitors the modem status lines for a change of condition: either a logic 1-to-0, or 0-to-1 transition. When a change occurs, status is reported to the processor. An exception of this procedure is that the ring-indicator signal only triggers a status report on a logic 1-to-0 transition.

Via command from the processor, the ACLA can route the transmit data back to the input data assembly logic to test the data handling logic. The ACLA also returns the modem control signals to the modem monitor lines to verify operation of the modem interface circuits. The ACLA displays the condition of four RS-232-C interface lines via lights located on the card handle.

Speed Generators

The receive and transmit sections of the ACLA require clock sources that have a frequency 16 times the desired baud rate. The ACLA provides a receive or a transmit speed generator that selects one of four clock frequencies, divides it by a predetermined number between 1 and 16, and applies the quotient to the respective receive or transmit section of the ACLA. The speed generators function identically but are controlled by the processor independently through use of command words 2 and 4.

OPERATION

This section provides information on control, setup, and operation of the ACLAs as well as program control. The format of address, data, status and command (supervision) information flowing through or used by the ACLA is treated and descriptions of the various status and command bits are included.

CONTROLS AND INDICATORS

The controls and indicators consist of four modem light-emitting diode (LED) indicators, two thumbwheel address switches and an enable/disable toggle switch for each ACLA. Each address switch has a total of 16 different positions (hexadecimal); thus each pair of switches can be set to a total of 256 (16 times 16) different settings. The numerals 0 thru 9 and the letters A thru F are used to display the 16 possible settings for each switch. The upper thumbwheel switch in each pair represents the most significant digit.

Functionally, the address switch settings are encoded as an 8-bit binary address. Each ACLA in the user's system must be set to a unique address by means of the address switches. The communications processor receives data from or transmits to an ACLA based on the setting of its address switches; this routing of data is independent of the location of an ACLA card in its card cage.

The CLA1 and CLA2 enable/disable switches, when in the OFF position, disable the associated ACLA. This effectively cuts off all input from the ACLA to the processor. The switches should be at OFF while address switches are changed if the card is plugged in and the system is operating. The switches are set to the on position only after the card has been inserted and the proper address selected. The names and functions of all ACLA switches and indicators are listed in table 2-1. The switches and indicators are shown in figure 2-1.

OPERATING PROCEDURES

Operation of the ACLA is automatic, and no operator action is required.

PROGRAMMING CONSIDERATIONS

The following programming reference information for the ACLA does not contain specific procedures for constructing an actual program. To prepare a program to control the ACLA requires detailed knowledge of the operation of the multiplexing subsystem elements, the multiplex loop interface adapter, multiplex loop, and loop multiplexer. The information required may be found in the network processor unit hardware reference manual.

TABLE 2-1. SWITCHES AND INDICATORS

Name	Display/Status	Function	
Address switches	Two hexadecimal digits	Designation of ACLA at setting displayed in hexadecimal code (00 to FF). The top switch is most significant digit; bottom switch is least significant digit.	
CLA(1 or 2)/OFF switches	OFF/on	Logical disconnection of the input- available signal to the LM from each ACLA	
Modem indicator SD	Blinking/off	Blinking, indicates ACLA sending data to modem	
Modem indicator RD	Blinking/off	Blinking, indicates ACLA receiving data from modem	
Modem indicator RTS	Lighted/off	Lighted, indicates request-to-send from ACLA is active	
Modem indicator DSR	Lighted/off	Lighted, indicates data-set-ready from modem is active	




Figure 2-1. Controls and Indicators, ACLA Card Handle

MULTIPLEXING SUBSYSTEM OVERVIEW

The processor communicates with a CLA via the multiplex loop. The multiplex loop consists of two independent loops, the input loop and the output loop. The input loop carries output data demands, input data, and supervision (status) from the ACLA to the processor. The output loop carries output data and supervision (commands) from the processor to the ACLA.

Information is transferred serially bit by bit on the loops. Loop cell structure is shown in figure 2-2. Every twelfth bit is a cell frame marker that defines a 12-bit loop cell. The cell frame marker is followed by a cell identification field (three bits), which defines the contents of the remaining field (8 bits) of the cell. The loop multiplexer receives information from the output loop and presents the cells in parallel form to the CLA (an 11-bit interface is used; the cell frame marker bit is deleted). Similarly, the ACLA transfers cells (11 bits) to the loop multiplexer, which presents them serially (and adds the cell frame marker bit) to the input loop.

A line frame is a group of contiguous loop cells related to a particular ACLA. The first cell of a line frame contains the address of the CLA and the last cell contains a cyclic redundancy check (CRC) character. Other cells within the frame may contain data and/or supervision (status or commands). All cells are passed unmodified between the multiplex loop and the CLA, except the check character which is removed from the output loop and added to the input loop by the loop multiplexer.

LINE FRAME FORMATS

The ACLA uses the following general line frame format on the input loop:

ACLA	Input	Status	Status	CRC
Address	Data	Word 1	Word 2	Character

The ACLA address cell is always present and may contain an active output data demand bit. The data cell may appear next and contains input data. Two supervision cells may also follow and contain status word 1 and status word 2. If any status is to be reported, both status words always appear. The CRC (cyclic redundancy check) character is added by the loop multiplexer and does not concern the ACLA.

The following general line frame format is required by the ACLA on the output loop:

ACLA	Output	Command	Command	GPG7
Address				Character




Figure 2-2. Loop Cell Structure

The ACLA address cell is always present. Either the data cell or command words may appear next. The data cell contains output data. From one to four supervision cells may appear and contain command words 1, 2, 3, and 4. Allowable combinations of command words are: none; 1; 1 and 2; 1, 2 and 3; or 1, 2, 3, and 4. The CRC character is removed by the loop multiplexer before being transferred to the ACLA.

CELL AND WORD FORMATS

The formats of the various word types used within the ACLA are presented in table 2-2. Processor word and loop multiplexer cell bit position identifications are shown in the table. These are for reference only and are of no real concern to the ACLA. Within the loop multiplexer and processor, each word consists of 12 bits. As noted earlier, however, bit position 0 of the LM is a cell frame marker used for loop timing. This bit is not employed within the ACLA as noted by each X in the table.

The rightmost 8 bits (II thru I8) of the LM cell contain information while the leftmost 3 bits (Fl thru F3) contain a code defining the type of information included in Il thru I8. These codes, which are shown in the table, designate the information as the ACLA address, data, an ACLA status report to the processor, or a command from the processor.

Addressing Cell

Each ACLA is designated by a different 8-bit binary address, as set by the hexadecimal address switches on the ACLA card handle. Thus, when data, input-supervision, or output-data-demand signals are presented to the loop multiplexer from the ACLA, the

first operation of the ACLA is to present its particular address.

Data or output supervision presented to the ACLA from the LM is preceded by an address. The ACLA compares this address with the internally preset address. If the two agree, the ACLA accepts the data or supervision. The addressing code format is shown in table 2-3. The mnemonics OF, IO, IF and II represent output format, information output, information format and information input, respectively.

In table 2-3 bit position IF3 is the outputdata-demand bit in the address code. When the address is presented to the LM from the ACLA, the bit is a logic 1 if an ODD is present, and is a logic 0 if no ODD is present. This bit must be a logic 1 in an output loop address cell (OF3).

Address position Al is the most significant bit and A8 is the least significant bit in the binary coded address.

Data Cell

The data cell transfers information into or out of the ACLA via the loop multiplexer. The data cell format is presented in table 2-4. Bit Dl is always the first bit received from or transmitted to the modem by the ACLA.

Supervision Cell

The supervision cell on output gives information to the ACLA in the form of commands. On input this cell gives information to the processor in the form of status words from the ACLA.

TABLE 2-2. CELL FRAME FORMATS

Word/Field Type	Bit Position 11 10 9 8 7 6 5 4 3 2 1 0 0 1 2 3 4 5 6 7 8 9 10 11 X X F1 F2 F3 1 12 13 14 15 16 17 18												Flow
Processor Word	11	10	9	8	7	6	5	4	3	2	1	0	
LM Cell	0	1	2	3	4	5	6	7	8	9	10	11	
Information Field Identification Field		וס	ניט	171.2	Il	12	13	14	15	16	17	18	
Address ID Field	X	1	7	1.			L		<u> </u>		l	L	
Data ID Field	X	1	0	0	-			ddre Data					LM ACLA
Status ID Field	х	1	0	1	-		— s	tatu	.s				ACLA ——LM
Command ID Field	х	1	0	1	-		C	omma	nd —				LM ——ACLA
†This bit is the outpu	t dat	a de	mand	(01	D) d	urin	g an	ađđ	ress	tra	nsfe	r to	the LM.

TABLE 2-3. ADDRESSING CODE FORMAT

Loop Cell Bit Position	в0	ві	В2	В3	В4	В5	В6	В7	в8	В9	B10	B11
LM to ACLA Interface		OF1	OF 2	OF3	IOl	102	103	104	105	106	107	108
ACLA to LM Interface		IFl	IF2	IF3	IIl	II2	II3	II4	115	116	II7	II8
Bit Content		1	1	0/1	Al	A2	A3	A4	A5	A6	A7	A8

TABLE 2-4. DATA CELL FORMAT

Loop Cell Bit Position	В0	Bl	В2	В3	В4	В5	В6	В7	В8	В9	B10	B11
LM to ACLA Interface	\setminus	OF1	OF2	OF3	IOl	102	IO3	104	105	106	107	108
ACLA to LM Interface		IF1	IF2	IF3	IIl	II2	II3	II4	II5	II6	II7	118
8- or 9-bit [†] character	\	1	0	0	D8	D7	D6	D5	D4	D3	D2	Dl
7-bit character	\	1	0	0	0	D7	D6	D5	D4	D3	D2	Dl
6-bit character	\	1	0	0	0	0	D6	D5	D4	D3	D2	Dl
5-bit character	1 \	1	0	0	0 .	0	0	D5	D4	D3	D2	Dl

[†]For a 9-bit character the additional bit is a parity check bit. This is handled internally and does not appear at the ACLA/LM interface; consequently, only 8 bits are shown in this table.

STATUS WORDS

Most status changes, error conditions, or a status request command cause status to be reported, and two characters are sent to the processor. The status word 1 and status word 2 formats are shown in tables 2-5 and 2-6, respectively. In both tables a logic 1 indicates that the associated modem signal or status condition is active (on), and a logic 0 indicates that the condition is not active (off).

COMMAND WORDS

The command words are instructions from the processor in the form of command words 1, 2, 3 and 4, which must be received in sequence. For example, words 1 and 2 must be received before word 3, and word 2 must always be preceded by command word 1. However, command word 1 can be received as a single word command. Formats for command word 1 and command word 2 are shown in tables 2-7 and 2-8. A logic 1, in the position indicated, activates the associated signal, while a logic 0 deactivates the signal. The commands operate independently of each other.

Loop Cell Bit Position	В0	в1	в2	в3	в4	B5	В6	в7	В8	в9	в10	Bll
ACLA to LM Interface		IFl	IF2	IF3	IIl	II2	II3	II4	115	II6	117	118
Bit Content		1	0	1	CTS	DSR	DCD	RI	SDCD		ILE	OLE

CTS - Clear-to-send. This status bit indicates the state of the clear-to-send modem signal. When active, it indicates the modem is ready to accept data from the ACLA. It must be active to enable data output from the CLA. If this signal changes from a logic 1 to a logic 0 during character output, the current character is completed and the transmit-data line is set to marking condition. A change of state of this signal does not cause status to be reported.

DSR - Data-set-ready. This status bit indicates the state of the data-set-ready modem signal. When active, it indicates that power is applied to the modem and that it is connected to the communications line. Any change of state of this signal causes status to be reported.

DCD - Data-carrier-detect. This status bit indicates the state of the receive-line-signal-detect modem signal. When active, it indicates that a carrier signal is being received by the modem. Any change of state of this signal causes status to be reported.

RI - Ring-indicator. This status bit is set and status reported each time the modem ring-indicator signal goes from an on state to an off state. This indicates that the modem is receiving an incoming call from a remote station. The status bit is reset when the status words are sent to the processor.

SDCD - Secondary-data-carrier-detector or secondary-received-line-signal detector. This status bit indicates the state of the secondary data-carrier-detector signal from the modem. This signal is used to indicate circuit assurance status or to signal an interrupt. Any change of state of this signal causes status to be reported.

ILE - Input-loop-error. When set to a 1, the bit indicates that the LM has detected a loop error while the ACLA was using the input loop. This status is reset when the status words are sent to the processor.

OLE - Output-loop-error. When set to a 1, this bit indicates that the LM has detected a loop error while the ACLA was using the output loop. This status is reset when the status words are sent to the processor.

TABLE 2-6. STATUS WORD 2 FORMAT

Loop Cell Bit Position	в0	Bl	В2	в3	В4	В5	В6	в7	В8	В9	В10	Bll
ACLA to LM Interface		IFl	IF2	IF3	IIl	II2	II3	II4	I I5	II6	II7	II8
Bit Content	1 \	1	0	1	PES	DTO	FES					

PES - Parity-error-status. This status is generated when the ACLA has been instructed to check for even or odd character parity and a character is received with incorrect character parity. The status always appears in the same line frame as the character. This status is reset when the status words are sent to the processor.

DTO - Data-transfer-overrun. This status is generated by the ACLA when it has a data character that is ready for transfer to the LM before the LM has accepted the previously assembled character. The previously assembled character is lost. This status is reset when the status words are sent to the processor.

FES - Framing-error-status. This status is posted by the ACLA when a character is received from the modem without the presence of a stop bit. The status always appears in the same line frame as the character. This status is not reset until another character with proper stop bit is received.

NOTE

FES can be set independently of the state of the ION (input-on) command. The character received that caused FES is always transferred. See Programming Notes for use of FES in break detection.

Loop Cell Bit Position	в0	Bl	в2	В3	В4	В5	В6	В7	В8	В9	В10	B11
LM to ACLA Interface		OF1	OF2	OF3	IOl	I 02	I 03	IO4	I 05	106	I07	108
Bit Content		1	0	1	RTS	SRTS	OM	LMA	DTR	тв	ION	оои

RTS - Request-to-send. A logic 1 here activates the request-to-send line to the modem while a logic 0 deactivates RTS.

SRTS - Secondary request-to-send. A logic l activates the secondary request-to-send line to the modem (referred to as secondary send-data on some modems). On modems equipped with a reverse channel transmitter, supervisory information can be sent to a remote station while the ACLA is receiving data from the station over a half-duplex, 2-wire circuit. Typical uses include circuit assurance, error control, and interrupt (break). A logic 0 deactivates SRTS.

OM - Originate mode/auxiliary. A logic 1 in this position causes the ACLA to notify the modem equipment that it is in the originate mode. A logic 0 indicates answer mode. This line is an auxiliary signal line and may be used for other functions as designated by system design.

LMA - Local mode/auxiliary. A logic 1 in this position causes the ACLA to notify the modem (when equipped) to loop back the analog signal on the modem. A logic 0

disables the loopback. This line is an auxiliary signal line and may be used for other functions as designated by system design.

DTR - Data-terminal-ready. A logic 1 in this location causes the ACLA to notify the modem that the system is ready to communicate with the modem. A logic 0 causes a not-ready signal to be reported.

TB - Terminal-busy. A logic 1 causes the ACLA to notify the modem to busy-out-theline. A logic 0 disables this function.

ION - Input-on. When this bit is a logic 0, the input section of the ACLA cannot receive data characters nor transfer data to the LM. A logic 1 causes normal input operation.

OON - Output-on. A logic 1 causes the output section of the ACLA to report output-data-demand initially when command is received if clear-to-send is active, and enables the output to report output-data-demand whenever the output buffer is empty. A logic 0 inhibits reporting of output-data-demand.

TABLE 2-8. COMMAND WORD 2 FORMAT

Loop Cell Bit Position	В0	B1	В2	В3	В4	В5	В6	В7	В8 .	в9	B10	B11
LM to ACLA Interface		OF1	OF2	OF3	101	102	IO3	104	I 05	106	107	108
Bit Content		1	0	1	BREAK	ISR	ISON	DLM	RSR1	RSR2	TSRl	TSR2

BREAK - Break-mode. A logic 1 here causes the ACLA to place the transmit-data line in a spacing condition (0 state). A logic 0 inhibits the break operation and returns the line to marking condition (1 state).

ISR - Input-status-report. A logic 1 in this position causes the ACLA to report the status of the RS-232 interface lines and any other ACLA status that may be active once each time the command is received. The ISR command is honored only when the ACLA has previously received a logic 1 in the ISON position. This is a momentary nonstored command. (If ISR is a 1 and ISON is a 1 in the same line frame, status is reported.)

ISON - Input-status-on. When a logic 1 is in this bit position, the ACLA monitors the modem interface and reports input supervision. A logic 0 inhibits monitoring and reporting. Status is not reported automatically when this command bit is first received by the ACLA. The ACLA must

receive either an ISR command or status change to report input supervision.

DLM - Data-line-monitor. A logic 1 here causes the ACLA to monitor the receivedata line that is in a break condition for one character time after reception of the command. This command is used to allow the processor to determine the length of a break condition on data input. This is a momentary, nonstored command.

RSR1, RSR2 - Receive-speed-range 1 and 2. This code causes the ACLA to select a reference frequency from the LM to provide a range of baud rates selectable by bits IO1 thru IO4 in command word 4. See table 2-9.

TSR1, TSR2 - Transmit-speed-range 1 and 2. This code causes the ACLA to select a frequency from the LM to provide a range of transmit baud rates selectable by bits IO5 thru IO8 in command word 4. Table 2-9 shows the code and related reference frequencies.

TABLE 2-9. CODE BITS AND REFERENCE FREQUENCIES

Freq			de		Reference	Baud
Desig	105	106	107	108	Frequency	Rate
A	0	0	0	0	9.6 kHz	45 to 100
В	1	0	1	0	19.2 kHz	100 to 600
С	0	1	0	1	153.6 kHz	600 to 9600
Ð	1	1	1	1	Special [†]	Special [†]

†Provided by an optional 115.2 kHz oscillator attached to the LM backplane. This special frequency can be used to accommodate a baud rate not available from the range of transmit baud rates shown in table 2-10.

Each time a command is given to the ACLA, each bit (IOl thru IO8) must be set to the condition desired on the associated function. Failure to do this will result in the condition being cleared or set to a different condition. Each time a command is given, the ACLA monitors each bit and takes the action dictated.

NOTE

When IO1 thru IO8 in command words 1 and 2 are all set to logic 0, the ACLA is cleared to a known state which disables any input (output data demand, status or data) from the ACLA to the processor.

In command word 3, four bit positions (B4 thru B7) specify: 1) character length to be employed in interfacing with the external communications facilities, 2) whether parity bits are included in the data, and 3) whether the parity bit, if included, is odd or even. Parity bit management applies only to the serially transferred data on the communications line. There is no parity bit exchange between the ACLA and the LM.

Command word 3 format is depicted in table 2-11. Bit position 7, PSET, selects odd or even parity as indicated by the presence of a logic 0 or 1, respectively. Bit position 6, denoted PI for parity inhibit, commands the ACLA to check for parity upon input and to add a parity bit to the transmitted serial data stream upon output. A PI bit of logic 0 initiates these functions whereas a bit content of logic 1 commands the ACLA to dispense with parity generation and checking. This is indicated in table 2-12, which also presents the CO1 and CO2 bit code determining the character length employed during data transfers with the modems.

The character length, in terms of information content may be either 5, 6, 7, or 8

bits in length. However, if the PI bit is a logic 0, a parity bit is coupled with the information. In this case, the character length may be as long as 9 bits. Bit positions 10 and 11 specify the character length without parity and are coded as shown in table 2-12.

Command word 4, shown in table 2-13, is used in conjunction with bits IO5, IO6, IO7 and IO8 of command word 2 to set the baud rate for the input and output sections. The input and output baud rates may differ. To determine the proper code for the baud rate, select the range from command word 2 in which the desired rate is contained and the desired baud rate from command word 4.

The baud rate can be determined using an algorithm with the appropriate bits (4 bits on input or 4 bits on output) from command word 4 in conjunction with the range selected from command word 2. Proceed as follows to find the baud rate:

- Complement each bit of the two 4-bit fields of command word 4. Convert each result to a base ten number using IO4 as the most significant bit for the input field and IO8 as the most significant bit for the output field. Add one to each result.
- 2. Multiply the above result by 16₁₀.
- Divide this product into the reference frequency selected from table 2-10.

The following example illustrates this algorithm for baud rate determination:

Given:

from command word 4 - IO4 IO3 IO2 IO1 0 1 0 1

from command word 2 - IO5 IO6 1 0 (19.2 kHz)

Complement $0101_2 = 1010_2 = 10_{10}$

Add one to the result = $1011_2 = 11_{10}$

Then, the baud rate = $\frac{19.2 \times 10^3}{111 \times 16}$ =

109.1 baud

NOTE

The ACLA must be able to receive data that might have up to 40 percent distortion, that is, 40 percent of a bit per character. The result found above is valid for a 110 baud communications line, having .82 percent tolerance of the nominal value of 110 baud.

TABLE 2-10. COMMON BAUD RATES AND COMMAND CODES

			Speed	- Co	mand	Word	4		Range	- Com	nand	Word :	2
Baud Rate		In	put			Out	out		Freq	Inpu	ıt	Out	out
	Il	12	13	14	15	16	17	18	Desig	15	16	17	18
9600	1	1	1	1	1	1	1	1	С	0	1	0	1
7200 (Special)	1	1	1	1	1	1	1	1	D	1	1	1	1
4800	0	1	1	1	0	1	1	1	С	0	1	0	1
3600 (Special)	0	1	1	1	0	1	1	1	D	1	1	1	1
2400	0	0	1	1	0	0	1	1	С	0	1	0	1
1800 (Special)	0	0	1	1	0	0	1	1	D	1	1	1	1
1600	0	1	0	1	0	1	0	1	С	0	1	0	1
1200	0	0	0	1	0	0	0	1	С	0.	1	0	1
1050	1	1	1	0	1	1	1	0	С	0	1	0	1
800	0	0	1	0	0	0	1	0	С	0	1	0	1
600	0	1	1	1	0	1	1	1	В	1	0	1	0
300	0	0	1	1	0	0	1	1	В	1	0	1	0
150	0	0	0	1	0	0	0	1	В	1	0	1	0
133.3	1	1	1	0	1	1	1	0	В	1	0	1	0
120	0	1	1	0	0	1	1	0	В	1	0	1	0
110	1	0	1	0	1	0	1	0	В	1	0	1	0
100	0	0	1	0	0	0	1	0	В	1	0	1	0
75	0	0	0	0	0	0	0	0	В	1	0	1	0
66.67	1	1	1	0	1	1	1	0	A	0	0	0	0
50.0	0	0	1	0	0	0	1	0	A	0	0	0	0

TABLE 2-11. COMMAND WORD 3 FORMAT

Loop Cell Bit Position	В0	Bl	В2	В3	В4	B5	В6	в7	В8	В9	B10	B11
LM to ACLA Interface		OF1	OF2	OF3	Iol	102	103	104	105	106	107	108
Bit Content		1	0	1	PSET	PI	COl	CO2	SB		ЕСНО	LIT

PSET - Parity-set. When B4 is a logic 1, concurrent with PI set to a logic 0, the ACLA generates and checks for even parity. A logic 0 concurrent with PI set to a logic 0 causes the ACLA to generate and check for odd character parity.

PI - Parity-inhibit. When B5 is a logic 0, the ACLA checks character parity on input and generates character parity on output. A logic 1 causes the ACLA to ignore parity.

COl, CO2 - Code 1 and Code 2 bits form a code so that each combination corresponds to a character length of either 5, 6, 7 or 8 bits. The checking and generation of character parity adds one information bit to the character and therefore must be considered when selecting the unit code. Table 2-12 shows these code bits in relation to parity-inhibit bit.

SB - Stop-bit. A logic 1 in B8 position causes the output logic to generate two stop bits (For 5 data bits, the stop bit is 1.5 units in length.) on output and a logic 0 generates one stop bit.

ECHO - Echoplex mode. A logic 1 in this position causes the ACLA to return all data received from the modem on the receive-data line back to the modem on the send-data line while maintaining normal data processing in the input logic. A logic 0 inhibits echoplex operation.

LIT - Loop-internal-test. A logic 1 in this position causes the ACLA to go into an echoplex mode. Data and modem control signals from the output section are routed (looped back) to the input section. Refer to Programming Notes for additional information on this mode of operation. A logic 0 disables the echoplex mode.

TABLE 2-12. CHARACTER LENGTH AND PARITY STATUS CODE

Parity	Cod	e (B9-	-B1 1)	Character Length
	PI	COl	CO2	(incl. parity)
	0	0	0	6
Yes	0	1	0	7
162	0	0	1	8
	0	1	1	9
	1	0	0	5
No	1	1	0	6
140	1	0	1	7
	1	1	1	8

PROGRAMMING NOTES

The following notes provide additional information on the operation of the ACLA and are intended to assist the programmer. Typical input and output operations are presented.

ACLA INITIALIZATION

Before the ACLA is used following a power-up situation (either power up of a system in which the ACLA is already installed, or installation of the ACLA in an operating system or enablement of the ACLA by setting one of the enable/disable switches from the OFF to ON position), it should be cleared. Clearing the ACLA in this situation requires that the program perform the following:

- Send output supervision with command words 1, 2 and 3 set to logic 0.
- 2. Momentarily activate the inputsupervision-on (ISON) command with the appropriate output supervision. This causes any erroneous status set during the power-up sequence to be reported and cleared.

Any input line frames received from the ACLA prior to completion of the clear process should be ignored.

Once the ACLA is known to be in a cleared state, it can be initialized. Initialization generally consists of sending output supervision to activate ISON, selecting parity option and character length, and setting baud rate.

COMMUNICATIONS LINE CONNECTION

For switched (dial up) network connections, ring-indicator (RI) status indicates that the local modem is receiving an incoming call from a remote station. To cause the modem to answer the call, the program must send a command to turn data-terminal-ready (DTR) on. When the call has been answered, data-set-ready (DSR) is turned on and status reported.

For dedicated (private line) network connections, RI and DTR generally are not used. The program can determine the state of DSR by sending an input-supervision-report (ISR) command and observing the state of DSR status in the supervision returned.

In either type of network connection, DSR on indicates that the modem is connected to the communications line and data transmission can take place. DSR off at any time indicates that the modem is not connected to the communications line and data transmission cannot take place. Loss of DSR can occur because of any one of the following conditions:

- Local modem is in a power-off condition.
- Local modem is in a nondata mode of operation, such as alternate voice or test modes.
- 3. ACLA to modem cable is disconnected.
- 4. Local modem has gone to an "on hook" state and logically disconnected itself from the communications line.

INPUT OPERATION

When the remote station begins transmission, a carrier signal is applied to the communications line. The local modem detects this carrier, and DCD status is reported.

NOTE

In some situations, carrier is present continuously and is not turned on and off with each transmission.

To receive data (i.e., message from remote station), ION must be activated.

On two-wire, half-duplex communications facilities, ION should be deactivated before

TABLE 2-13. COMMAND WORD 4 FORMAT

Loop Cell Bit Position	В0	Bl	В2	В3	В4	В5	В6	В7	В8	В9	в10	Bll
LM to ACLA Interface		OF1	OF2	OF3	IOl	I02	103	104	I05	106	IO7	108
Bit Content	1	1	0	1	Fl	F2	F4	F8	F1	F2	F4	F8
Field Definition	7 \	Fo	rmat			Rece	ive			Tran	smit	

output to avoid receiving back the message transmitted.

OUTPUT OPERATION

To transmit data, output-on (OON) command must be activated. Also, request-to-send (RTS) must be turned on if not so conditioned previously. When the modem is ready to transmit data, it returns clear-to-send (CTS) signal, which causes the ACLA to generate the first output-data-demand (ODD) and to report CTS status.

When the program receives an ODD, it should return a character to the ACLA. Each time that the ACLA transfers a character from its buffer register to the shift (disassembly) register, it generates an ODD. This sequence is repeated until the last character of the message is transmitted. RTS can be deactivated one character time (or more, depending on the modem type) after the generation of the last ODD.

LOOPBACK TEST OPERATION

To operate in loopback test mode, the loop internal test (LIT) command must be sent to the ACLA. Data and modem control signals from the output section are routed (looped back) to the input section as follows:

- Transmit-data (TD) is connected to receive-data (RD).
- Request-to-send is connected to clear-to-send.
- Data-terminal-ready is connected to data-set-ready.
- Local-mode is connected to datacarrier-detector (receive-linesignal-detector).
- Secondary request-to-send is connected to secondary-data-carrier detector (secondary-receive-linesignal-detector).
- Terminal-busy connects to ringindicator.

While in this mode, all signals received from the modem are blocked and ignored by the ACLA. However, on the output side, signals to the modem are not blocked and caution must be used while in loopback test mode to avoid undesirable operation of the modem. For instance, while testing the operation of data-terminal-ready, an on condition is being received by the modem as well as being looped back as in item 3 above. If an incoming call was received in

this situation, the modem would answer; this may confuse the calling station since no data transfer would occur. Therefore, DTR should only be turned on momentarily to test its operation and left off during other ACLA tests.

BREAK/OPEN-LINE DETECTION

Break (one or more character times of a spacing) or open-line (continuous spacing) conditions on the receive-data line can be detected by use of framing-error-status (FES) and the data-line-monitor (DLM) command. When a character is received without a stop bit (spacing or logic 0 condition detected when receive-data line is sampled for first stop bit), FES is reported in conjunction with the character. Following detection of a framing error, the ACLA locks up and is not in a condition to assemble additional characters until it sees a space-to-mark transition on the receivedata line or a data-line-monitor command. The program must issue a DLM command each time it receives FES to cause the ACLA to monitor the receive-data line for another character time. The program detects a break condition by the receipt of one or more (the exact number is established by software) consecutive null (all zero) characters accompanied by FES. Once a break or open-line condition has been determined to exist, the program may periodically inter-rogate the state of the line by issuing a DLM command. If the line remains in a spacing condition, the DLM command causes a null character to be assembled and FES reported. If the line has returned to a marking condition, the DLM command has no effect.

The ACLA monitors for framing errors at all times. It transfers the character received and reports FES whenever the ISON command is active, independent of the state of the ION command. Thus, break detection is possible while the ACLA is transmitting to a remote station even though the input section may be disabled (ION off).

RESTRAINT DETECTOR

For operation on the TWX network, the local modem may occasionally signal the ACLA to suspend data transmission. This condition may occur when the ACLA can transmit data to the TWX central office faster than the central office can convert the data and transmit it on to the appropriate station. The ACLA simply inhibits generation of ODDs while the restraint-detection signal is active, the net effect on software being a momentary delay in receipt of ODDs.

INSTALLATION AND CHECKOUT

UNCRATING

CAUTION

Although the integrated circuits and discrete components mounted on the individual printed circuit card can withstand considerable shock, the units must be handled with care. In no case should units be stacked directly upon one another because the printed circuit foil, components, or integrated circuits may be loosened or broken by such action.

The ACLA may be shipped already installed in a card cage assembly, or independently in a specially padded cardboard shipping container. Regardless of the method used for shipment, carefully unpack the units and check for damage. If a unit has been damaged in shipping, refer to section 8:503:00 of the Field Procedures Guide for Customer Engineers for instructions on disposition of damaged equipment.

INSTALLATION

CIRCUIT CARD TYPES

The DU137-A ACLA, PN74447001, is directly interchangeable with the DU189-A, DU189-B, DU190-A, DU190-B, DU191-A, or DU191-B ACLA, PN74877129, tables 3-1 and 3-2.

CABLE TYPES

Two cables are required for each ACLA card. The DU137-A ACLA is used with any of the cable sets listed in table 3-1. The DU189, DU190, and DU191 ACLAs, listed in table 3-2, contains the card and cables selected for specific applications.

Three types of cable assemblies are available for ACLA cards, each type used for a different application. The cable type is identified by its assembly part number on a band around the cable at one end. A typical cable and its connectors are illustrated in figure 3-1. Tables 3-3, 3-4, and 3-5 provide pin connection data for each type of cable.

ACLA cables with exposed shields are used with B version NPU cabinets containing electromagnetic interference shielding. On each cable, 3 feet (0.9 metre) of cable

shielding adjacent to the CLA connector is exposed to enable grounding to the cabinet frame.

CIRCUIT CARD LOCATIONS

ALCA circuit cards are installed in a CLA and loop multiplexer card cage. See figure 1-2. There may be from one to four card cages used in the multiplexing subsystem, all identical. If only one card cage is used, it is located in the lower section of the bay. See figure 3-2. Of the 18 slots available in a card cage, the two rightmost are reserved for loop multiplexer cards. ACLA cards can be inserted into any or all of the remaining 16 slots.

COMMUNICATIONS LINE EXPANSION UNITS

Optional CLA and LM card cages have the same capacity as the basic card cage and are known as communications line expansion (CLE) units.

The first optional communications line expansion provides the second card cage assembly, which is mounted in the center of the cabinet above the first cage.

The second optional CLE unit provides the third card cage assembly, which is mounted in the lower section of the stand-alone cabinet. See figure 3-3. This option also includes a blower assembly and a power supply.

NOTE

The 2550-2 Host Communications Processor and the 2552-2 NPU each contain a second bay which houses the second and third CLEs.

The final CLE option provides a fourth card cage assembly, which is mounted in the center of the stand-alone cabinet. This unit uses power and cooling from the second CLE unit.

CARD LOCATION PRIORITIES

Because each CLE card cage assembly is identical in configuration and each CLA is the same as another in size, a CLA card can be physically installed in any card slot of any CLA and LM card cage.

Although random insertion of CLA cards into any of the available slots is permissible, best system performance is obtained when the cards having the highest character rates are inserted into the highest priority slots.

TABLE 3-1. CABLES USED WITH DU137-A ACLA

Equipment Number	Part Number	Application	Connector to Modem/Terminal	Connector to ACLA
XA133-A YA228-A	74657700 74875756†	Compatible with AT&T 103/113 Data Sets	25-contact plug	25-contact receptacle
XA135-A YA230-A	74657900 74875846†	Connects directly to terminal without a modem. Compatible with any terminal with RS-232-C interface capable of operating AT&T 103/113 or 202 Data Sets.	25-contact receptacle with threaded retaining spacers	25-contact receptacle
XA134-A YA229-A	74658300 74875760†	Compatible with AT&T 103F, 202R Data Sets or CDC telegraphic level converter	25-contact plug	25-contact receptacle
XA229-A†† YA234-A††	74874002 74876194†	Compatible with AT&T 202 Data Sets with reverse channel option	25-contact plug	25-contact receptacle

†Used with B version cabinets †Special application

TABLE 3-2. DU189-A/B, DU190-A/B, and DU191-A/B Cable Sets

Equipment Number	Part ACLA Card+	Number Cable	
DU189-A	74872129	74657700	Compatible with AT&T 103/113 Data Sets
DU189-B ††	74872129	74875756	
DU190-A	74872129	74657900	Compatible with any RS-232-C interface capable of operating
DU190-B ††	74872129	74875846	AT&T 103/113/203 Data Sets. Connects directly to a terminal without a modem.
DU191-A	74872129	74658300	Compatible with AT&T 103F/202R Data Sets or CDC telegraphic
DU191-B ††	74872129	74875760	level converter.

 \dagger ACLA card, PN 74872129, is interchangeable with DU137-A ACLA, PN 74447001. \dagger Used with B version cabinet.




Figure 3-1. Typical ACLA Cable Connectors

TABLE 3-3. CABLE 10400-1 SIGNALS AND PIN CONNECTIONS

CLA Connector		g : 1	Modem
Description	Pin No.	Signal Flow	Pin No.
Protective Ground (AA)	1 [†]	←→	1
Transmitted Data (BA)	2		2
Received Data (BB)	3	-	3
Request to Send (CA)	4	→	4
Clear to Send (CB)	5	 	5
Data Set Ready (CC)	6		6
Signal Ground (AB)	7	←→	7
Rovd Line Sig Det (CF)	8		8
Data Term. Ready (CD)	20		20
Ring Indicator (CE)	22		22
Terminal Busy (-)	25		25
+			

[†]Cable shield terminated to connector shell and pin 1 at each end.

TABLE 3-5. CABLE 10400-3 SIGNALS AND PIN CONNECTIONS

CLA Connector		G	Modem
Description	Pin No.	Signal Flow	Pin No.
Protective Ground (AA)	1 [†]	←→	1
Transmitted Data (BA)	2		2
Received Data (BB)	3	← ——	3
Request to Send (CA)	4		4
Clear to Send (CB)	5		5
Data Set Ready (CC)	6		6
Signal Ground (AB)	7	←→	7
Rcvd Line Sig Det (CF)	8		8
Originate Mode	11		11
Data Term. Ready (CD)	20		20
.1.			

[†]Cable shield terminated to connector shell and pin 1 at each end.

TABLE 3-4. CABLE 10400-2 SIGNALS AND PIN CONNECTIONS

CLA Connector			
Description	Pin No.	Signal Flow	Term. Pin No.
Protective Ground (AA)	1 [†]	←→	1
Transmitted Data (BA)	2		2
Received Data (BB)	3		3
Request to Send (CA)	4		8
Clear to Send (CB)	5	←	
Data Set Ready (CC)	6	←	20
Signal Ground (AB)	7	←	7
Rovd Line Sig Det (CF)	8	←	4
			5
Data Term. Ready (CD)	20		6

[†]Cable shield terminated to connector shell and pin 1 at each end.

Character rate is the bit per second (bps) rate divided by the unit code. Thus:

character rate =
$$\frac{bps}{unit code}$$


where the unit code equals the number of bits per character, including any start, stop, or parity bits.

Each card cage is organized so that the leftmost card slot has the highest priority and each succeeding slot to the right has a lower operating priority than its neighbor on the left. Moreover, CLA1, as labeled on a card, has a higher priority than CLA2 on the same card.

If the system has more than one CLA card cage, the LM with the highest priority has its upper cable connected to the MLIA. The LMs are connected serially so that the LM with top priority has its lower cable joined to the upper connector of the LM next in operating priority. These priorities of interconnection are illustrated in figure 3-4.

CARD INSTALLATION

ACLA cards are installed in the selected CLA and LM card cage assembly as follows:







Figure 3-2. Component Location, Basic NPU Cabinet, Side View

Figure 3-3. Component Location, Stand-Alone Cabinet, Side View



M-578 A

LEGEND:

CLA - COMMUNICATIONS LINE ADAPTER CLE - COMMUNICATIONS LINE EXPANSION LM - LOOP MULTIPLEXER

Figure 3-4. Priorities of Loop Multiplexer Interconnection

74700900 E

CAUTION

Do not attempt to install an ACLA card in the communications processor card cage, located at the top of the basic cabinet. If attempted, the communications processor backplane will be damaged.

- Set CLA1 and CLA2 enable/disable switches to OFF.
- Position card vertically so that connector on card handle is on lower part and thumbwheel switches are on upper part.
- 3. If system is operating, set thumbwheel address switches on card handle to the proper hexadecimal address before installing ACLA card. Refer to Controls and Indicators, section 2, for method of setting an address.

CAUTION

Ensure that 51-pin tab connectors on rear edge of card are properly aligned with their mating connectors on card cage backplane. Cross-slotting will destroy the backplane.

- Insert rear edge of card into slotted guides, making certain that card is perfectly vertical and not cross-slotted.
- 5. Slide card into card cage, applying firm pressure on card handle to engage connectors on card with backplane connectors. All card handles will be flush with one another when cards are correctly installed.
- 6. Position blank slot covers in all card slots that are not used to assure that blower air flow is contained in card cage.
- 7. Set thumbwheel address switches on card handle. Refer to Controls and Indicators, section 2, for the method of setting an address.
- Set enable switches to CLA1 and CLA2 (enable) positions.

CABLE INSTALLATION

ACLA cables are installed as follows:

 Select a cable that is compatible with terminal or modem to be

- connected to ACLA. Refer to the cable indentification.
- 2. Attach cable to terminal or modem, then attach the other end of cables to the ACLA card handle. All cables exit through bottom of cabinet. In the B version cabinets, cables are routed through cable grounding assembly located at bottom of cabinet. See figure 3-5. For ACLAs installed in upper expansion position of cabinets, route cables through cable tray provided on either side and then down along the side to bottom of cabinet.
- Tighten down retaining screws on all cable connectors. Apply pressure to grounding clamp (B version) and tighten screws.
- 4. Lay out surplus length of cable in a long, flat loop under the raised floor or in enclosures; this manner of storage minimizes kinking of cables.
- Place protection padding, if available, over stored loops of cable before installing flooring.

INITIAL CHECKOUT

After all ACLA cards are installed and connected, diagnostic or system programs can be used to determine overall ACLA function.

If a fault is isolated to the ACLA, the following mechanical checks may be made:

- Check that enable switch of ACLA in question is in the on (up) position.
- Check that ACLA cable connectors are firmly attached.
- Ensure card is firmly placed in card slot.
- Monitor LED indicators under ACLA card handle to ensure electrical power is on ACLA card.
- 5. If LED indicators are not lit on the ACLA card, check LED indicators on LM card handle to ensure power is available to card cage.

CRATING AND SHIPPING

If ACLAs are to be shipped installed in a card cage assembly, the packaging must be designed to hold the ACLA cards securely in place during shipment, as well as to provide protection for the exterior of the card cage.

If the ACLAs are to be shipped independently, they must be packaged in well-padded cardboard containers to protect the integrated circuits, discrete components, switches and printed circuit foil from damage during shipment.

Packaging should conform to the requirements of CDC Procedure 13-002, Packaging and Material Handling Documentation.




Figure 3-5. Typical Grounding Arrangement for B Version NPU Cabinets

INTRODUCTION

The ACLA logic circuit card is functionally divided into two ACLAs. Certain parts of the logic are used by both ACLAs. For the purpose of this discussion, the logic of only one ACLA (ACLA1) is detailed; the other ACLA (ACLA2) is mentioned only in discussing certain circuits shared by both ACLAs. ACLA1 is subdivided into four major sections: output, input, speed generator, and modem interface. Refer to the logic diagrams in section 5 to aid in understanding the following discussion.

OUTPUT SECTION

The output section of the ACLA receives commands and data from the processor via the loop multiplexer (LM) output bus. The information in the commands controls both the output and input sections. Data received by the ACLA in parallel is shifted out serially onto the communications line.

BUS BUFFERS

All signals originating at the LM are buffered by the ACLA so that no more than one transistor-transistor-logic (TTL) load is created by the ACLA. Inverting and non-inverting elements are used to perform this function. For the most part, these buffered signals are used by both ACLAs (primarily the bus signals). A timing diagram for the LM to ACLA interface is shown in figure 4-1.

SELECT OUTPUT

Commands and/or data must always be preceded by an address. Each ACLA has a unique 8-bit address which is selectable by means of two hexadecimal thumbwheel switches located on the card handle. On the 2-digit switch, the upper digit is the most significant digit (refer to section 2). The LM places the address, the output-select (OSL) signal, and the output-strobe (OST) signal on the bus when it has information for the ACLA. This address is compared with the preset address by two 4-bit comparators. The comparators are cascaded with OSL and applied to the J input of the select-output (SELO) flip-flop.

NOTE

In the descriptions and diagrams in this section, all mnemonics for signals that are active in the low condition are followed by an asterisk. Those shown without an asterisk are active in the high condition.

On the rising edge of OSTA*, the SELO flipflop is clocked to a set condition. The ACLA output is thus selected and is prepared to accept commands or data until it is deselected. When the LM has provided all information in a particular line frame to the ACLA, it sets output-select-clear* (OSC*) to a logic 1. This signal is applied to the K input of the SELO flip-flop. On the rising edge of output-strobe OSTA*, the SELO flip-flop is clocked to a reset condition, deselecting the ACLA output section.

FORMAT DECODE

Output format bits 2 and 3 (OF2, OF3) are monitored by a 2-to-4 decoder. Only two decoded formats are used by the ACLA, namely, output-data cell (ODATA) and output-supervision (OSUP) cell. If bits OF2 and OF3 are both logic 0, ODATA is decoded, thereby enabling the acceptance by the ACLA of the data character which is present on the output bus (IO1 thru IO8). OSUP is decoded when there is a supervision format present (OF2 is logic 0 and OF3 is logic 1). OSUP enables the command counter. The format decoder is used by both ACLA1 and ACLA2 and is enabled only if either SELO1 or SELO2 is active.

COMMAND COUNTER

Since all commands sent to the ACLA have the same format code, the ACLA must keep track of the sequence of commands so that it can route them to the proper section of the logic. The command counter is responsible for this task. It is implemented by using a 4-bit register as a shift register with a single true bit which is shifted on each output strobe (OST).

The command counter is enabled only when OSUP is decoded by the format decoder. This signal is applied to the reset of the command counter so that for any format code other than supervision the command counter is disabled.

When the first command is sent by the processor, OSUP is decoded, enabling the command counter. The-Q₃ from the first stage of the counter is high and is gated with OSUP to produce the signal COM1, which is used to enable the storage of the first command word. On the rising edge of OST*, the counter is advanced to COM2, and to COM3 and COM4 on subsequent edges. The Clock to the counter is produced by the ORing of OST1 and OST2. COM2, 3, and 4 enable the storage of command words 2, 3, and 4, respectively. The command counter is used by both ACLAs.




Figure 4-1. Loop Multiplexer-to-ACLA Interface and Command Timing Diagram

COMMAND REGISTERS

All commands are strobed into their associated registers with either COM1, COM2, COM3, or COM4, and OST. The command 1 register stores all of the modem control signals plus output-on (OON) and input-on (ION). It is implemented with two 4-bit parallelload shift registers. COM1 enables parallelentry, and on the falling edge of OST the registers are loaded with the information output IO1 thru IO8 bits present at their inputs. Break, input-status-on (ISON), receiver shift register, and transmitter shift register (RSR1, RSR2, TSR1, and TSR2) of the second command are stored in the same type of register in a like manner with COM2 and on the falling edge of OST. Also, the echo and loop-internal-test (LIT) commands of command 3 and all the speed generator divider bits of command 4 are stored in the same manner on the falling edge of OST and COM3 and COM4, respectively. The PSET, PI, CO1, CO2 and SB (stop bit) commands of command 3 are strobed into the control register of the UART with the rising edge of OST if COM3 is active. The data-line-monitor (DLM) and input-statusreport (ISR) commands of command 2 are nonstored commands having an active duration equal to the pulse width of OST (300 nanoseconds with a 20-mHz loop).

UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER

The universal asynchronous receiver/transmitter (UART), a large-scale integration (LSI) package, is the main functional element in the ACLA. The transmitter section converts parallel data into a serial word which contains the data along with start, parity, and stop bits. The receiver section converts a serial word with start, parity, and stop bits into parallel data and verifies proper code transmission by checking the receipt of a valid stop bit and proper parity if selected for parity.

The UART is programmable as to word length (5, 6, 7 or 8 bits), parity (even, odd, or parity inhibited) and the number of stop bits (normally 1 or 2 bits, but 1-1/2 bits with a 5-unit code). The transmitter and receiver share the control register and thus are configured in the same manner.

The control register is loaded during command word 2 with IO1 thru IO8 bits present on its inputs. These bits are strobed in with the control register load.

Transmitter

Figure 4-2 is a block diagram of the transmitter portion of the UART, and figure 4-3 is a timing diagram. Data can be loaded into the transmitter holding register (THR) whenever the transmitter holding register empty (THRE) is at a logic 1, indicating that the THR is empty. The data is loaded in by strobing the transmitter holding register load (THRL) line to 'low'. Data is transferred automatically to the transmitter shift register (TSR) as soon as the register becomes empty. The desired start, stop and parity bits are then added to this data, and serial transmission is initiated and is seen at transmit-data lines. This process is then repeated for each subsequent character as it becomes available. The transmitter requires a clock (TCK) that is a frequency 16 times the desired baud rate. The master clear clears the transmitter to an idle state whenever this line is strobed to a logic 1. It resets the TSR and the TD and THRE lines to a high level.

Receiver

Figures 4-4 and 4-5 show receiver block and timing diagrams, respectively. Serial asynchronous data is provided to the receive data (RD) input. The control logic searches for a logic 1-to-0 transition while in the idle state. If the input is still a logic 0 at the bit center, the signal is assumed to be a valid start bit, and the control logic is bit-synchronized so as to find the center of all subsequent data and stop bits. The receiver is then under the control of the control register.

The serial character present on the receivedata line is shifted into the receiver shift register. When the timing logic determines that the last stop bit is present, the character is transferred to the receiver holding register (RHR), and the input-buffer-full (IBF) line is set to a logic 1, thus indicating that a character is present on bits DAT1 thru DAT8. When this character is picked up, the reset-input-buffer-full (RIBF) line is pulsed low by external logic to reset the IBF line. If the IBF line is not reset before another character is assembled and transferred to the RHR, the datatransfer-overrun status (DTOS) line is set to a logic 1. This line remains logic 1 until the next character is loaded into the receiver holding register.




Figure 4-2. UART Transmitter Block Diagram




Figure 4-3. UART Transmitter Timing Diagram

If the UART is programmed to detect parity errors (even or odd) and a character is received with a parity error, the parity-error-status line is set to a logic 1 at the nominal center of the last stop bit. This signal is held until the next character is transferred to the RHR.

If the first stop bit is not a marking condition, the framing-error-status line (FES) is set to a logic l and held until the next character is transferred to the RHR. If the cause of FES is the receipt of a break character (null character without stop bits), the receiver is in a locked-up state so that the IBF does not set to a logic l until at least one character time has elapsed after a valid stop bit has been detected.

The timing for all receiver functions is obtained from the external receive clock (RCK) whose frequency is 16 times the desired baud rate. When the master clear line is strobed to a logic 1, the UART is set to an idle state. This resets TSR, RSR, RHR, FES, DTOS, PES and IBF, and sets TD and THRE.

OUTPUT DATA DEMAND

When the ACLA is able to accept a character from the LM, it sets the output-data-demand (ODD) flip-flop, which in turn causes IAV

to activate. The ACLA address with the ODD flag bit set is picked up by the LM when the ACLA's input section is selected. The ODD flip-flop is reset during this selection. The processor, responding to the ODD, provides a data character to the output section of the ACLA via the LM.

The setting of the ODD flip-flop is controlled by four signals: ODD, THRE, restraint-detector* (RSD*), and clear-to-send status (CTSS). These signals are ANDed together to produce the clock for the ODD flip-flop. Since the D input is pulled up, the ODD flip-flop is set whenever three of the signals are logic 1 and the fourth makes a logic 0-to-1 transition. The resetting of the ODD flip-flop is discussed in the input section. Normally THRE triggers the ODD flip-flop.

OUTPUT DATA

After receipt of an ODD from the ACLA, the processor sends a character via the LM to the output section of the ACLA. SELO sets to 1 when the ACLA's address is detected by the ACLA. After the address is presented, the next word may be a data character, in which case the data format code is detected by the format decoder, making ODATA a logic 1. The data character present on bits IO1 thru IO8 is loaded into the transmitter holding register of the UART with




Figure 4-4. UART Receiver Block Diagram

the THRL* pulse that is produced by the NANDing of OST and ODATA.

The loading of the character into the transmitter holding register forces the THRE signal of the UART to logic 0, indicating that the transmitter holding register is no longer empty. When the character is transferred to the transmitter register, the THRE signal again goes to logic 1, which in turn sets the ODD flip-flop.

If the transmitter holding register is not loaded with a character before the center of the last bit of the character being transmitted from the transmitter shift register, the transmit-data line continues marking.

Transmit data, which is the output from the transmitter shift register of the UART, is fed to the modem interface for level conversion and transmission to the modem or terminal.

When the processor wishes to output a break on the send-data line, it must set the break bit in command word 2 to a logic 1. This causes the SD line to be clamped to a spacing condition.


When an echo command is received from the processor, the receive-data signal is routed back to the send-data signal through the use of an AND-OR-Invert gate.

OUTPUT LOOP ERROR

Whenever the LM detects an error on the output loop while presenting information to the ACLA, it informs the ACLA of this condition via the output error line (a bussed signal). The output error signal is coincidental with IOl thru IO8.

INPUT SECTION

The input section of the ACLA is responsible for the transference of data and the various statuses to the processor via the LM. Information is transferred in 11-bit parallel bytes (3 format bits and 8 input information bits). It performs the serialto-parallel conversion of data incoming from



DETAIL:




Figure 4-5. UART Receiver Timing Diagram

a modem or terminal device. The input section receives commands from the output section to program its characteristics.

INPUT AVAILABLE

The IA signal is activated by the ACLA whenever it has either output-data-demand, data, or status to report to the processor. The LM acts on this signal so that it selects the input section of the ACLA when it sees the next available input loop train.

The IA signal is derived by ORing status-available*, output-data-demand*, and data-available, then NANDing this result with the enable switch so that IA can be active only if the enable switch is in the on position. In the off position, the input to the NAND gate is at a low level, thus inhibiting the IA signal.

This enable switch should be in the off position when the ACLA card is inserted in an operating system and only turned on after the selection of the proper address. It should also be off when changing the address.

INPUT CONTROL LOGIC

The input control logic produces all signals which control the ACLA-to-LM interface. This logic is used by both ACLA1 and ACLA2 on a shared basis and is active only when the input section of either ACLA is selected by the loop multiplexer. It consists of a 2-bit input control states register, a states decoder, a holding register, a multiplexer and associated control logic. A diagram of the input control states is shown in figure 4-6. Timing diagrams of the input

control (IC) and related signals are shown
in figures 4-7 thru 4-10.

The LM selects the input section of ACLA by dropping input select (IS) to a logic 1 and providing input strobes (IST*). On each falling transition of IST*, the ACLA places information cells (address, data, or supervision) on the LM input bus. The transference continues until the input control logic activates the input-end (IEN) signal on the bus, indicating the last cell. The LM discontinues ISTs and raises IS* after detecting the IEN* signal. At that time the input control logic is again in an idle state.

Assume for the following discussion that ODD1*, DAV1 (data available), and SAV1* (status available) are logic 1. When input select (IS1*) goes to a logic 1, select input (SELII*) is activated if IER is logic 0. SELI1* is ORed with SELI2* to produce SELI, which in turn releases the set of the input control register. In the idle state, SELI is logic 0, holding input control (IC1 and IC2) in a set condition. ODD1*, ODD2*, DAV1 (data available), DAV2, SAV1* (status available) and SAV2* are applied to the input of a D-type holding register that is loaded on the leading edge of SELI. outputs of this register are connected with a two-to-one multiplexer which is controlled by SELI2*. In this case, SELI2* is high since SELI1* is active (SELI1* and SELI2* are mutually exclusive). ODD1*, DAV1 and SAV1* are transformed on the outputs of the two-to-one multiplexer to ODD*, DAV, and SAV*, respectively. These signals are used to determine the state changes as shown in the states diagram. See figure 4-6.




Figure 4-6. Input Control (IC2-IC1) States Diagram




Figure 4-7. Input Control (ODD, DATA, SUPV) Timing Diagram




Figure 4-8. Input Control (SUPV only) Timing Diagram




Figure 4-9. Input Control (DATA only) Timing Diagram




Figure 4-10. Input Control (ODD only) Timing Diagram

INPUT CONTROL STATES

The input control states are defined as follows:

State 0 is IADD, i.e., ACLA address with or without ODD bit is placed on the input bus;

state 1 is IDATA, i.e., data serially received from the communications line is placed in parallel on the input bus;

state 2 is ISUP1, i.e., the first status word is placed on the input bus;

and state 3 is ISUP2, i.e., the second status word is placed on the input bus.

INPUT MULTIPLEXER

The input multiplexer is used by both ACLA1 and ACLA2. It provides a 3-state interface with the LM input bus for the signals of IF2*, IF3* (input format) and III* thru II8*. IF1* is activated by an open collector gate whenever SELI is a logic 1.

The input multiplexer is controlled by the signals SELI2*, SELI*, ICl and IC2 of the input control logic. Eight 8-to-1 multiplexer integrated circuits make up the input multiplexer, the outputs of which are connected to the LM input bus lines of III thru II8. Address, data, and supervision bits from ACLA1 and ACLA2 are applied to the respective inputs of each multiplexer in such a way that the proper word is selected for transfer to the LM.

The signals SELI2*, IC1, and IC2 dictate which of the possible words are selected. SELI* enables the 3-state outputs of the multiplexers, i.e., if IC1 is logic 1, IC2 is logic 0 and SELI2 is logic 0, then receive data bits DAT1 thru DAT8 of ACLA1 appear at II1 thru II8, respectively.

Input format bits 2 and 3 (IF2, IF3) are produced by the outputs of two 4-to-1, 3-state multiplexers. These multiplexers are controlled by the signals of SELI*, IC1 and IC2. SELI* enables the 3-state outputs, while IC1 and IC2 place the proper format code on the bus. All of the multiplexed inputs are "hard-wired" except the ODD flag bit which is connected to ODD*.

INPUT LOOP ERROR

Whenever the multiplex loop interface adapter detects an input loop error during a loop batch, it notifies the LM via a restart loop end. If the ACLA used the last input loop batch, the LM activates the IER line and the IS line and provides one IST. When both IER and IS are logic 1, a low level is applied to the D input of the input loop error status (ILES) flip-flop. On the trailing edge of IST, the ILES flip-flop is clocked, thus storing the error

condition. The ILES* signal sets the status R/W (if input-status-on is logic 1), which in turn activates the input available. ILES is picked up by the LM in ISUPl. The ILES flip-flop is reset when the status clear signal makes a logic 0-to-1 transition. The SCL signal is produced by a flip-flop which is set by the trailing edge of IST while in the input control state of ISUPl and reset on the next trailing edge of IST.

CHARACTER ASSEMBLY

Before the ACLA can receive data from the communications line and transfer it to the LM, it must be programmed via the ACLA output section. It must be programmed to the proper character length and even or odd parity and programmed to enable the input section (ION is a logic 1).

After level conversion by the modem interface section, the receive-data signal is fed to the receive section of the UART. The UART monitors this signal for a start bit which begins the processing of the character as shown in the discussion of the UART. In the center of the first stop bit, the UART transfers the character to its receive holding register so that the character is present on DAT1 thru DAT8 and raises its input-buffer-full flag (IBF). ION is NANDed with IBF to activate input available. IBF is reset with reset-input-buffer-full (RIBF*), which is produced by the NANDing of IBF, SELI, IC1, and IC2.

The resetting occurs during the time that the LM picks up the data word. The preceding is the normal resetting procedure for IBF, but it is also reset when ION goes from the 0-to-1 condition by the NANDing of ION*, IO7, COM1, and OST.

When assembling characters, if IBF is not reset by the time that another character is transferred to the receive holding register, the data-transfer-overrun status (DTOS) flag sets to a logic 1. This signal is applied to the input multiplexer and accessed by the LM in the first status word. DTOS is reset on the first end of the next received character after the resetting of IBF. End of character is in the center of the first stop bit of the received character.

If the received data is in a spacing condition during the first stop bit of a received character, the framing error status (FES) flag of the UART sets to a logic 1 at the bit center of that stop bit. FES and IBF applied to an A-O-I gate set the status R/W, if ISON is logic 1. ISON also allows DAV to activate, which in turn allows data and status to be reported to the LM. This occurs regardless of the state of ION. This function facilitates the detection of a breaking condition: FES, reported to the LM in the same line frame as a data character of spacing, is interpreted by the

software as a character time of break (constant spacing).

Following the detection of FES, the UART loses character timing and cannot set IBF until it sees a space-to-mark transition on the RD line (the beginning of a stop bit).

If the RD line is in a break condition, the processor can determine the length of the break by issuing a data-line-monitor (DLM) command to the ACLA. DLM* is produced by the NANDing of IO4, COM2 and OST, and then ORed with the RD line to cause a short marking pulse on the RD line, and forces the receive clock to a high state. This results in the monitoring of the RD line by the UART for one more character time. If a break condition still exists, the ACLA reports a data character of all spacing and FES. In this manner, the processor may periodically interrogate the ACLA to determine the condition of the RD line.

MODEM INTERFACE SECTION

The modem interface provides the level converting receivers and drivers to interface the RS-232-C signals (\pm 25V max) of the modem to the logic used in the ACLA. This section also provides the logic necessary to monitor the state of certain signals received from the modem.

The RS-232-C signals are considered in the marking, off, or logic 1 condition when the voltage level is more negative than minus 3 volts with respect to signal ground. The signals are considered in the spacing, on, or logic 0 condition when the voltage is more positive than plus 3 volts with respect to signal ground. The RS-232-C drivers of the ACLA provide, for the marking condition, a level more negative than minus 8 volts and, for the spacing condition, a level more positive than 8 volts.

MODEM STRAPPING

To insure compatibility of the ACLA with various types of modems, strapping options are provided on the ACLA logic card. The proper strapping must be verified for each modem type. This involves which modem signals are connected to certain pins on the 25-pin modem connector. The signals affected and their strapping points are shown in table 4-1.

MONITORING

The modem signals of clear-to-send (CTS), data-carrier-detector (DCD), secondary data-carrier-detector (SDCD) and data-set-ready are monitored by the ACLA for a level change (either an on-to-off transition or an off-to-on transition). Ring-indicator (RI) is monitored for an on-to-off transition. The modem interface section also contains the logic for operating in the loopback test mode, so that the following

modem control and monitor signals are connected: SD to RD, RTS to CTS, LM to DCD, DTR to DSR (data-terminal-ready to data-set-ready), TB (terminal busy) to RI, and SRTS to SDCD.

TABLE 4-1. STRAPPING POINTS

		Strapping Points			
		ACLA1		ACLA2	
Option	Signal	From	То	From	то
1.	SRTS (Pin 19)	I	A	F	G
2.	SRTS (Pin 11)	J	D	N	E
3.	OM (Pin 11)	L	D	М	E
4 •	LM (Pin 12)	K	С	P	Н
5.	SDCD (Pin 12)	В	С	0	Н

- 1. Standard production cards are set up with options 1, 3, and 5 as shown.
- Options 2 and 3 cannot be chosen for the same ACLA.
- Options 4 and 5 cannot be chosen for the same ACLA.

MONITOR SIGNALS

All modem monitor signals are inverted by the RS-232-C receivers. The resulting signals are supplied to a 2-to-1 multiplexer which is used for the self-test mode. The outputs of the multiplexer (CTS*, DCD*, SDCD*, and DSR*) are resented to change detecting circuits. There is a level change in any one of the sefour signals, the status R/W is set, roviding ISON is a logic 1. The setting f the status R/W causes the most recent condition of the four modem signals to be stored in a register. The outputs of this register are CTSS, DCDS, secondary data-carrier-detector status (SDCDS), and data-set-ready status (DSRS). These outputs are presented to the input multiplexer for transference to the LM when the ACLA's input section is selected.

Each change detection circuit consists of one section of the register and an exclusive OR gate. For example, if both DSR* and DSRS are logic 1, the status R/W does not set, since the output of the exclusive OR gate to which DSR* and DSRS are applied is a high level. Assume that now the state of DSR* is changed so that it makes a logic 1-to-0 transition. The output of the exclusive OR gate goes low, setting the status R/W which strobes the register storing the present condition of DSR*. Now DSR* and DSRS are both a logic 0, and the exclusive OR gate output is high. The DSR change detector is primed to respond in the same manner when DSR* makes a logic 0-to-1 transition. Note that the register is updated every time the status R/W is set. A timing diagram of the modem interface signals is presented in figure 4-11.




Figure 4-11. Modem Interface Timing Diagram

RING INDICATOR STATUS

Ring indicator status (RIS) is stored in a flip-flop. A logic 1-to-0 transition of ring indicator causes the status R/W to set. The setting of the status R/W causes the RIS flip-flop to be clocked to a logic 1. The next time the status R/W is set, if not caused by the toggling of the ring indicator (RI), the RIS flip-flop is clocked to a logic 0. The RI detection logic consists of an exclusive OR gate, a NAND gate, an inverter, the RIS flip-flop and a delay network. When the RI line goes to a logic 1, a low level is applied to the resistorcapacitor network, causing the capacitor to discharge through the resistor until the level across the capacitor reaches ground potential. The inputs to the RIS flip-flop are armed with a high level. When RI makes a logic 1-to-0 transition, the output of the NAND gate goes low, thereby setting the status R/W. The high level on the inputs to the RIS flip-flop is clocked into the RIS flip-flop by the setting of the status R/W. This level goes low 200 to 400 nanoseconds afterwards, then the capacitor charges to the turn-on voltage of the exclusive OR gate.

STATUS READ/WRITE

The status R/W is reset when the ACLA puts the second status word on the LM input bus. Since ISON is applied to the direct reset of the status R/W, this status is inhibited from setting when ISON is logic 0.

The status R/W can be set with any of the following eight signals: data-associated-status, input-loop-error, output-loop-error, or one of the five ouputs of the change detection circuit.

DATA ASSOCIATED STATUS

Data-associated-status* (DAST*) is produced by an A-O-I gate and may be activated by an input-data-error (parity or framing error or data-transfer-overrun) signal. FES, PES, and DTOS are applied to the A-O-I gate. If any one is logic 1, and IBF is logic 1, data-associated-status also goes to a logic 1. The remaining element of the A-O-I gate decodes the input-supervision-report command which causes data-associated-status to go to logic 1 if OST1, COM2 and IO2 are logic 1. The input-supervision-report command is a single-pulse signal.

INDICATORS

Light-emitting diodes are used to monitor the modem interface for the activity of the send-data, receive-data, request-to-send and data-set-ready. The indicators are activated with a logic 0, on, or spacing condition on their associated signals.

SPEED GENERATORS

The receive and transmit sections of the UART require separate clock sources that are each 16 times the desired baud rate of their associated section. These clock sources are supplied by the receive and transmit speed generators. Each speed generator, under program command, can select one of four reference frequencies supplied to the CLA (by the LM or special option) and can divide it by a predetermined integer to produce the 16 times clock required by the UART. All commonly used reference frequencies are necessary to the normal functioning of an ACLA. More than one reference frequency is available between a multiplexer and the communications line adapters it is servicing. The three reference frequencies supplied by the LM to the ACLA are: RF1 (9.6 kHz), RF2 (19.2 kHz), and RF3 (153.6 kHz). The ACLA can accommodate RF4, which

is a special frequency supplied by an optional oscillator. These reference frequencies are applied to a 4-to-1 multiplexer which is controlled by receive speed ranges 1 and 2 of command word 2. The desired speed range is applied to a synchronously loaded binary counter. The counter is loaded with the levels present on RF1, RF2, RF4, and RF8. See figure 4-12. The loading is enabled by its own carry-out when the count reaches the F₁₆, which happens on the low-to-high transition of the selected reference frequency. The carry-out pulse is NANDed with the inversion of the reference frequency to produce the 16 times clock for the receive section of the UART. The speed generator for the transmit section of the UART operates in an identical manner to the receive sections speed generator described above.






Figure 4-12. Speed Generator Timing Diagram


This section contains the logic diagram for the ACLA. $\begin{tabular}{ll} \hline \end{tabular}$


74700900 C




5-2













5-6 74700900 E











5-10 74700900 E





This section covers troubleshooting, card replacement, card repair, maintenance checks, and preventive maintenance. In order for the ACLA to operate, the system must be operating.

TROUBLESHOOTING

SPECIAL TOOLS

Troubleshooting is facilitated by the use of an Extender Board, CDC Part No. 74555600. The extender board is oriented so that its female connector is on the left when viewed from the front of the card cage assembly. The extender board is inserted into the card cage assembly in place of the suspected faulty ACLA card. The ACLA card is then inserted into the guide rails of the extender board. All points on the ACLA card are thus made readily accessible for troubleshooting.

A Loop External Test Connector, CDC Part No. 74715600, may be used for off-line diagnostics.

TEST EQUIPMENT

The following items of test equipment are recommended for troubleshooting the ACLA circuit cards:

- Oscilloscope, Tektronix Model 475, or equivalent
- Volt-Ohm-Milliammeter, Simpson Model 261, or equivalent.

ON-LINE DIAGNOSTICS

On-line diagnostics incorporated into the communications control program are used to isolate trouble to the module level. This method is enhanced by the operator, or repair personnel, periodically checking the error counters built into the on-line diagnostic system. This method is preferred since it usually provides successful trouble isolation without creating system downtime.

OFF-LINE DIAGNOSTICS

Off-line diagnostics (MST 041) are also used to isolate trouble to the module level. Solid or intermittent errors are found by using this method. In most cases, the solid error is located without difficulty, but

the intermittent error may prove more difficult to detect, and more exhaustive checks are required to isolate the error.

A loop external test connector may be used to diagnose problems in the modem receivers and drivers. This connector tests only send data/receive data, request-to-send/clear-to-send, data-terminal-ready/data-set-ready, secondary request-to-send/secondary data carrier-detector, terminal busy/ring indicator signals. System downtime is a serious problem when off-line diagnostic methods are used, and should be avoided if possible.

PIN CONNECTIONS AND SIGNALS

The following tables serve as troubleshooting aids to facilitate the monitoring of ACLA interface signals. The LM-to-ACLA interface signals with associated pin connections are listed in table 6-1. The RS-232-C modem-to-ACLA interface signals and pin assignments for the 25-pin connections are listed in table 6-2.

CARD REPLACEMENT

To remove and reinstall ACLA cards in the card cage assembly, proceed as follows:

NOTE

ACLA cards can be removed from and reinstalled in the card slots while the system is operating.

- Set CLA1 and CLA2 toggle switches to OFF.
- 2. Remove ACLA modem cables.
- 3. Trip two plastic ejectors, located at top and bottom of ACLA card handle, until tab connectors on rear edge of card are forced out of connectors on the LM backplane.
- 4. Grasp card by handle and pull card from card cage.
- Inspect pins on cage backplane for bent, missing, or damaged pins.

CAUTION

Ensure that the 51-pin tab connectors on the rear edge of the card are properly aligned with their mating connectors on the card cage backpanel. Cross-slotting will destroy the backpanel.

TABLE 6-1. LOOP MULTIPLEXER-TO-ACLA INTERFACE SIGNALS

ACLA Pin No.	Signal Name	Mnemonic	Function	Signal To:
18/59 [†]	Input Available ACLAl	IAV1	Notifies LM that ACLAl has input	LM
19/58†	Input Available ACLA2	IAV2	Notifies LM that ACLA2 has input	LM
231	Input Error	IER	Notifies ACLA of error on last input frame	ACLA
232	Input End	IEN	Notifies LM that present infor- mation is last	. LM
220 thru 222	Input Format Bits 1 thru 3	IF1 thru IF3	Informs LM of address, data, or supervision on information input bus	LM
45/88 [†]	Input Select ACLA1	ISl	LM selects ACLAl input	ACLA
46/87 [†]	Input Select ACLA2	IS2	LM selects ACLA2 input	ACLA
234	Input Strobe	IST	LM notifies ACLA of access	ACLA
223 thru 230	Information Input Bits 1 thru 8	II1 thru II8	Information to LM (data, address, supervision)	LM
283	Output Select Clear	osc	LM deselects ACLA output	ACLA
282	Output Select	OSL	LM presents ACLA address	ACLA
271 and 272	Output Format Cell Bits 2 and 3	OF2 and OF3	Informs ACLA of address, data, or supervision on information bus	ACLA
285	Output Strobe	OST	LM notifies ACLA of information present	ACLA
273 thru 280	Information Output Bits 1 thru 8	IO1 thru IO8	Information to ACLA (data, super- vision, address)	ACLA
281	Output Error	OER	Notifies ACLA of errors in last frame	ACLA
249	Master Clear	MCL	Clears ACLA	ACLA
254	Ref Frequency 1	RF1	9.6 kHz Clock	ACLA
255	Ref Frequency 2	RF2	19.2 kHz Clock	ACLA
256	Ref Frequency 3	RF3	153.6 kHz Clock	ACLA
257	Ref Frequency 4	RF4	Special	ACLA

 $^{^\}dagger \text{Signals}$ are available at two different pins depending on location of card in card cage.

TABLE 6-2. MODEM-TO-ACLA INTERFACE SIGNALS AND PIN CONNECTIONS

ACLA Pin No.		Circuit De	Signal			
	Description	EIA RS-232C	CCITT V.24	To:		
1	Protective Ground (PG)	AA	101	NA		
2	Transmitted Data (SD)	ва	103	Modem		
3	Received Data (RD)	вв	104	ACLA		
4	Request to Send (RTS)	CA	105	Modem		
5	Clear to Send (CTS)	СВ	106	ACLA		
6	Data Set Ready (DSR)	сс	107	ACLA		
7 .	Signal Ground (SG)	AB	102	NA		
8	Data Carrier Detector (DCD)	CF	109	ACLA		
9	Not Used					
10	Not Used					
11	Originate Mode (OM) [†]	(non-EIA)	(non-CCITT)	Modem		
11	Secondary Request to Send (SRTS) [†]	SCA	120	Modem		
12	Secondary Data Carrier Detector (SDCD) [†]	SCF	122	ACLA		
12	Local Mode (LM) [†]	(non-EIA)	(non-CCITT)	Modem		
13	Not Used					
14	Not Used					
15	Not Used			,		
16	Not Used					
17	Restraint Detector (RSD)	(non-EIA)	(non-CCITT)	ACLA		
18	Not Used					
19	Secondary Request to Send [†]	SCA	120	Modem		
20	Data Terminal Ready (DTR)	CD	106.2	Modem		
21	Not Used					
22	Ring Indicator (RI)	CE	125	ACLA		
23	Not Used					
24	Not Used					
25	Terminal Busy	(non-EIA)	(non-CCITT)	Modem		
†Selection of these signals is determined by strapping options. See table 4-1.						

- Insert proven card into cage slot and firmly engage card into connector on cage backplane.
- Connect ACLA modem cables to connectors on card handle.
- Set each address switch to proper setting.
- 9. Set CLA1 and CLA2 toggle switches to enabled (on) position.

LED INDICATORS

The LED indicators on the ACLA card handle are lighted when the LM is inputting from and outputting to the ACLA. Observing these LEDs can readily indicate modem or system errors to the operator. A blinking RD indicator indicates that the ACLA is receiving data from the modem; when the SD indicator is blinking, it indicates that the ACLA is sending data to the modem; a lighted RTS indicator shows that request-

to-send is active from the ACLA; and a lighted DSR indicator shows that data-set-ready from the modem is active.

Suspected power failure to the card may be monitored for +5 vdc at the card.

PREVENTIVE MAINTENANCE


Preventive maintenance of the ACLAs is minimal. Excessive handling of cards may induce faults and is thus discouraged. However, the following should be performed at regular intervals:

- Use spare cards periodically to ensure integrity of the spares.
- Inspect connectors and cables for fraying or other damage.
- When a card is removed, inspect connectors at card cage backplane for bent, damaged, or burned pins.

This section contains parts lists for the asynchronous communications line adapter and associated cable assemblies. The lists are provided primarily for reference purposes. Field repair of ACLA cards by parts replacement is neither authorized by any

maintenance contract nor is such on-site repair recommended. System repair is to be accomplished via card replacement with the spares provided. However, in the event of multiple card failures, exhausting spares, the parts information is furnished.

74700900 C



+4.	-7	U U 1	U	INA	ũ	A۷۲N	LH	UL	A FULL REZJE VARI	ACLE OF	1	2051	111	1/33/77	133	/2	0//	79 21	/ 2	2
	MBEI		REV	CLASH	ew Se				ASSEMBLY DESCRIPTION	D E S	RGE	FIRST		HELEASE DATE	PR	DA	351HG 7E		GE IDEN	
FIND	0 W		PANT	.]	•	VANTITY		UNIT.	PAMT DESCRI	TIQN			TUO\NI EUTATO	CHANGE DHO.	EFF	ECT	VE	MAKE/BUY PART TYPE	PH HC	è
57	,,	361	Ho:	501		40	ú	Pċ	10 LHIP TYPE 4489				IN	148246	0.9	18	78	PPP4		١
1+	1	38	107	901		10	ιō	اند	TERMINAL HULLUM S	INGLE 6	i NJ	.135	Lis		lΙ	. 1		2223		ì
17	м	30	300	926		20	ιōΙ	ا ب	UAPAUITOK, SILVEKE	C MICA	10	I PF	IN		Π	. 1		PPP4		ŀ
05		300	30	933		20			CAP SILVERED MICA	200 FF	50	V O	Lie		ΙI	. 1		به حائجا	1	t.
09	A.	300	300	921		2 3	ıəl	انع	JAP, SILVERED MIC	A 680PF	=		int		1	. 1		PPP4	1	٨
33	0	39.	160	733		ل وَ	ı a	ابر	INT UKT 7484				Inl	J06181				4 465		4
71	A	51	58	اددا		23	ıa	PC		43 P16			3.4	168192	02	17	78	PPP4		١
,+ J	Á	52.	335	500		3 3	ıοl	Pu	AUGEPT.TEST SHIFT	REG . 40	ıΙ	7+30	La			. 1		4 درند	1	ŀ
73	انا	521	299	925		ن خ	a	Ĭ10	HIRE ZOANG KYNAR	GREEN			4.4		ΙI	ļ		PPP3	1	h
3	c	53	597	814		2 3	u	Pi	JONN-REJ TANGULAR.	MALC PL	وأفار	,	Livi			1		4946	1	ŀ
44	4	υó	2 +9:	099		2 3	ıal			7433		,=~)	žΝ	334181	132	22	78	PPP4	()	ì
15	A	721	اگ با د	616		1 0	0		JAPACITOR 13 VF 1				IN		1	. 1		PPr4		١
66	L	74	13	501		KEF	- 1		ASYNUH ULA FULL K				Int		1	. 1			į Į	ŀ
2	ũ	741	13	702		10	16	PU	MANULE SEKSERNU A	SYNCH L	L A	١	IN		ΙI	. 1		AYV4		1
7	C		32			1 0	oj	40	INSULTE LEU STIFF	LNEK			La		1	. 1		2224	1	i
53	A		70:				10	}	UMP MKKAY 220 PF				IN		1 1			PPP 4	1	١
b	4		374			80			INDIVATUR LED				Ia		1	. 1		4994	i I	ď
16	A		573				10		CAPALITOR OLK OIS			3490	IN		1	. 1		PPP4		١
4	А		573			240			Pin RT ANGLE CON		2.4.2		In		1 1	H		4 564		١
ź	Á		5736			200			PIN KT ANGLE CON			M Cy	ĨΝ			. 1		PPP4	1	٨
16			371			40			EJEUTOK UKT UMRO				Id		ΙI	: 1		ب دوم	1	1
11	Ĥ		5 7 Û I			10			SWITCH THUMOWHEE			Luis	Iα		1 1	. 1		PPP4		ì
67	A		572			20		1		LE 1 Tr			IN					4 565	ĺ	
1	U		372			10			ASYNC ULA REZEZ V			As.	IN		li	. 1		PPP4		N
οÚ	А		119			40			RES PKG 10 UK OH	-			IN	004444	ا ا			2224		
25	А		3 6 1			10		ارم		4/1 4			La	006181	62			PPP4	1	6
Зó	A		862			1 0		Pu	IN 74174 ITL HEX				IN	106181	l o z			2224	į I	ľ
49	Α		802			40		PC.		C F/F			IN	008181	102			9994	ı	
38	A		165			3		ب د		FLIP/FL			14	000101	02			2224	1	ľ
+6 37	. 4		685			40		~~		2-IN EX		. UK	Lu	368161	12			PPP4		i
35	A		:86:			3 0	2	٠,		2-INPU			IN	363181	löä			2224		ľ
	A							20	IC 7406 TIL GUAD CONNECTOR LOCKING			.45	i N	003797	۱"۹	-4		PPP4		ľ
61	٧		288 744:			40						MANU	La	JJ0161	اءدا	ادد	7.8	224		ľ
6	*	30.	-4	124		40			IL 7403 TTL QUED NUMBER OF LINE IT			73	7.4	200101	۱۳۹	-4				ľ
		İ		- 1		- 1	- 1		HIGHEST FIAD NUME		72					. 1				ı
				i		1			ATOMEST LINE HONE	EK - 1					li			1	1	1


62 1 12 1 13 0 65 1 64 1	u Mi		1 fe pl	ow NE		1 01	A FULL RS232 VARIABLE	DM DEMINA	2221	11	/30/77	04,	/26/		/ 2	2
62 4 12 4 13 6 63 4	٠٠٠ ۲۳ ۵۰	#86872# J 9 6 0 6 0 J 9 J 3 J 4		HE			ANNEMBLY DEBCRIPTION		FIRM							
62 1 12 1 13 0 65 1 64 1	٠ د	191314	05	•				HOURCE	UBANI		RELEANE		DATE		ABER	
12 13 65 63	Á U U A	191314	05		UARTITY	UNIT MEAS.	PART DESCRIPTION			IN/OUT	CHANGE DRD.	.,,,	A7E ECTIVE	MAKE/SUT PART TTPS	Page NC	1
13 (65 (63 (ا ا			•	۵ و و	ن ن	SUR MALH FLAT PHE H NO	. 2		1.1		П	\neg	2224		١,
63 4	L	10171	09		300	ρ.	RIVET TUBULAR			IN		ll	1	PPP3		ı
63	4		19		50.1	ا ن	RIVET TUBULAR			Lit		1	1	PPP3		ı
64 1		131251	32		200	20	HEXAGON MALHINE SCHEW	NUT.		IN		ΙI	-	PPP3	П	l
	À	131256	32		200	اب	PLAIN WASHERS			La		1 1		2243		4
- 1	4	131256	33		200	ن	SPRING LUCK HASHERS (1	icu.		IN		[PPP3		ı
22	Α	151114	üü		333	Pu	INTEGRATED CIRCUIT 741	.51		Liv		1 1	1	2224	1	1
39	4	151123	0.0		000	20	INT UKT 74L00			IN		ıl		2224		ŀ
27 1	Ġ	151127	0 u		j0 6 i	نم	INT CKT 74LU4			IN			1	PPP4		h
29	4	151180	0.6		T 0 C	بانو	INTEGRATEU CIRCUIT 740	.02		Liv				2224	П	ħ
41	Α	151170	0.6		400	PC	IC-SYNG 4 BLT COUNTER	74.	bos	IN				PPP4	ı	ı.
9 .	A	151257	au		200	ند	I.U. TR1602A UNIV. AST	INCH:	¿UIV	IN		1		1224	ı	ŀ
+5 4	Α	151342	úΟ		100	PC	IC QUAD EXCL DENUR		+134	IN		lì	- 1	PPP 4		ı
24].	Α	151428	0 6		800	ں م	IU 74251			IN		1 1		2224	1	ı
28	Δ	151429	00		400	PC	MICKOCIKGUIT TYPE 74L1	LO T1	L 3	IN			- 1	PPP 4	l	ı
25 1	A	151431	33		100	ں د	AIGRGUIRCUIT TYPE 74L2	20 T:	טט בו	List				2224		l
53 1	Δ	151431	33		2 3 3	PJ	MICKOCIACUIT TYPE 74L3	38 T	LA	IN		1	ı	PPP4		ļ
43	4	151432	33		2 3 3	Pu	IU 74L54 TTL 4-HE AND	UR :	TAVE	1.4			ı	4494	1	l
31	Á	151436	60		400	ت م	AIGROGIAGUIT TYPE 93L:	12		IN				PPP4	1	h
56	Δ	151437	6 ti		200	Pú	MICKCLIRCUIT TYPE 9L20	+ UL	JK F	IN		1		PPP 4	1	l
48	Α	151440	GC		000	26	MICKGOIRGUIT TYPE 74L9	99 +	Tlô	In:		1	i	PPP4		ļ
۶ō	-1	151560	00		400	Pu	IG 74L55 J			IN				PPP4	1	1
+7	-	151561	00		+00	ن ح	Iu 74L74 J			Int		1	-	2424	1	1
30	Á	151502	0.0		1]0 0	PU	I G 9300 74195			IN	308181	02	22/78	PPP4	Ιi	l
51 /	A	151613	60		400	ناس	I.C. TYPE 7+05 TTL-HEX	(IN	ÆRT.	I.s	308181	02	22/78	P-2-4	Ы	l
	ن	151633			400	نج	IS 1489A REGELVER RS2			IN	008246		0 9 78	PPP+		l
	۱,	151633	1		400	بر	IL 1489A RECEIVER ASSE		JT L	101	048246		1379	2224		l
	디	151633			700	ρü	I. 9321 TIL GUAL CLCOU	JE R		IN	008181	0.2	22/78	PP24	H	l
	A	171840			400	PU	IC 74L85 4BIT MAGNITOR	ÚU	いしくしゃ	I.4				به تونوتو	l !	ļ
	c	245333			200	نت	RES FXD .20H 47J CHMS			IN				PPP4		ŀ
	١	245040			43.0	Pü	RES FAU . 25H 1333 CHMS			Lit			. I	2724	П	١
	니	245000			200	نز	RES FXD . 2>H 5100 CHMS			IN		ı		4494		١
	니	245000			400	Pυ	RES FXD . 29W 0200 CHMS			IN				2224		l
	니	245191	1		200	ru	RELTIFIER SILICON 750			TH			ļ	4994	l	l
	디	245211			400	Pċ	NOT FOR NEW LESIGN (LA	PAL.	(TOR)	IN				PPP 4		ı
54	Α	361864	CO		+00	ڻنم	IG CHIF, TYPE 1488			In			1	22,4		ŀ

7-3/7-4

	e '			
		. 9		


DWN	¥	ſΥ	ENT	7191	Į.	*	174	C	ONT	RO	L DATA	117	LE	_	C	AL	3 Z	E	ASS)	,	PREELY/	DOCUMENT	NO.		REV
ENG MFG	+	D,	Z	n	/	14	57.7				ATIONS S DIV.	•		5,	V/¥	$C_{\underline{i}}$	HI	80	NOUS 103A/11	£5232		7465	1700/c	23	D
APPE	1		_	_		Ė	_			401			51 U	SED	ON	_	3/	77	0-00	9-070			SHEET /	OF	6
			s	нее	7 (REV	181	ON	S	TAT	us									REVISION	N REC	ORD			
\Box	Ι	L	L									6	5	4	3	2	/	REV	ECO	DESCR	IPTION		DRFT	DATE	APP
	L	┸	L									-	-	-	00	DÜ	œ	00	-	PRELIM	RE	LEASE	ML	1031.4	
	\perp	1	L										-	-	_	DI		01	-	REV OTY FON			LA	1-3-75	
\perp	┸	↓_	↓_		Ш			_			Ш	-	-	-	_	_	-		05360	CL'B" PRE	RLE	ASED	PAI	1-10-75	
\perp	┸	┸	↓_	Ш	Ц		Ц	Ц			Ш	_	-	_			વ્ય	03	06707	CL IT COUNT	CONTA	CT CHG	Pag	1-11-77	ales
+	╁	╀	├	Н		_	-	\dashv	_	H	\vdash	-	-	04	00	04	Of	04	08139	FIND NO. 5 L				1-19-78	2010
	T	T	1		П		T			Г		-	-	A	Α	Α	Δ	A	08063	CLASS A	RELE	ASE	TP	1-27-78	0
	1	1										1-	-		3		3	B	08290	ADDED TA				5.10.76	
-	Ŧ	F	F		\Box							-	-	Ā	В	C	۲	۲.	08744	CORRECT P2 PI				7-12-79	V/
7	+	+	+	<u> </u>	<u> </u>	_		_	_	-	+	D	D	D	D	D	۵	D	08622	CORRECTED ADDED : WIF			172	8-22-79	X
	C	INTE hang ppro or CI	es t	e th	is d	Usin	nen	t re	q ei	re										7 00 CD - WII	<u> </u>				
┪,	A	4603	30								' +-	t		Н	Н	H	Н						1		
NOT	ES:										-				,					•		-	PL 746	5770	0/03
																								ED LIST	7-2

GD (COMMUNICATIONS SYSTEMS OIV. Anaheim, Calif 92803	34015	SHEET 2 OF 6	A	74657700/03	REV. D
NO	TE5 '					
	I. WORKMANSHIP PER	CDC-SPE	C 10120300.			
	2 ANGLE OF CABLE	EXITING C	ONNECTOR HOUSING	G TO	BE 45°.	
	3 SHIELD IS TERMINA	ATED TO T	HE CONNECTOR S	HELL	# PIN I.	
	FIND NUMBER 9 DIV OF MFG , REV (E.G. 12/78) PER	, CONNECT	OR NUMBER PLA			
	B PI END TO BE CO	LOR IDEN	TIFIED BLUE WITH	FINE	NUMBER 10 .	
	6 STRIP BACK INSI	JLATION A	T BOTH ENDS OF	WIRE	.25 (6.4mm).	
	A SLEEVE ALL BAI	RE WIRE	USING FIND NO. I	3.		
FORM 19245 02 015 09	2 10/78 DIETERICH POST CLEARPRINT 1020				FRI	NTED IN U.S.A



1	· · · · · · · · · · · · · · · · · · ·			1	1
	CDC NO	LE	NGTH	RTN NO.	
		<i>FEET</i> ±0.5 FT	METERS ±.15 METERS		
	74657700	50.0	15.24	31770	
[74657701	100.0	30.48	38097	
[74657702	150.0	45.72	38098	
	74657703	200.0	60.96	38099	
ŀ					

• 7-6 74700900 E



FORM 19245-01-015-092 DIETERICH POST CLEARPRINT 1020

PRINTED IN U.S.A

CONTROL D		CO		NICATIONS Santa Ana C			DIV			E IDENT 34015		SHE	ΕT	60	F 4	5	w	L	00CUMENT NO 74657700/03	REV D
CONDUCTOR DENT.	FIND NO.	GAU (REI	JGE Fi	COLOR (REF)	LEN	GTH PROXI		QF	HGIN	PIN	ACC FIN	ESS DNO.		DEST	NATIO	N PIN	ACC FIN	ESS D NO.	REMARKS	
/	7	22	2	SHIELD	-	À.	CON	/N	PI	1	Τ.	5	co	w	PZ	/	_	4	PROTECTIVE GNO (AA)	
2				BLK			1		1	2	Ī				1	2		ī	TRANSMITTED DATA (54)
3				BRN		1			1-	3			П			3			RECEIVED DATA (BB)	
4				RED		35	П			4						4	Г		REQUEST TO SEND (CA)	
5				OEN		(A)	П			5	Γ				T	5	Г		CLEAR TO SEND (CB)	
6				YEL		7847				6	Γ				\top	6			DATA SET READY (CC)	
7				GRN		37,6				7						7		Ī	SIGNAL GND (AB)	
8				BLU		,				В						8			RCYD LINE SIG DET (CF.	,
9				VIO		SHE				20						20			DATA TERM READY (CD)	
10				GRY		13				22		1				22		Ť	RING INDICATOR (CE)	
11				WHT		$\widetilde{\mathbf{z}}$				25		5				25	-	4	TERM BUSY (-)	
12	1	1		WHT/BLK			*		*					1	1				NOT USED	
:3	7	22	2	WHT/ELK		*	CON	W	PΙ				COL	M	P2		į		NOT USED	
											L									
											L		Ш							
											_		_							
													L				L			
			_										L				L			
			_								L_		L							
			_							L	_									
											L.									
											$ldsymbol{ldsymbol{ldsymbol{eta}}}$		<u> </u>							
										L	L_									
			_								L									
										i		į	ŀ							


PRINTED IN USA


5 57733	C CLA		ASSEMBLY PA		151		N SPARE PARTS
AZREMBLY RUMRER		Dw SE	ASSEMBLY DESCRIPTION	PERIGN FIRST	RELEASE	RRGCESSING DATE	PAGE NUMBER
IND DW P	ART	QUANTITY WEAS.	MOITHINGEND THAN	IM/OI STATE	UT CHANGE ORD.	DATE CFFECTIVE	AKE/BUY PN RABT NC
12 C 2454 9 B 3929 3 A 5189 2 C 6201 5 A 6201 1 A 6201 4 A 6201 7 A 7487 10 A 7487	4-70£ 8-30£ 16-400 12-202 35-02 35-02 36-06 37-32 38-31 16-74 36-11	300 [NO 200 PC 2	SIEEVING ELEC SHRIKABI MIRE-ELECTT,24 GA-PYC,UL LABEL, LABLE MARKING MOUD CURNECTICK SOUNN,SOCKET,NOUSING 25 SOCKET SOUNN PIN HOUSING 25 PIN CONTACT FIN CAMEL AS CONDUCTOR W. C TAPE 374 WIDE VINYL CLC RETAINEN MALE SCREN AUMBER OF LINE ITEMS = HIGHEST FINO NUMBER =	PIN IN 1 J38622	J82279 F	>>> 3 +>>> 3 +>>> +> +> +> +> +> +> +> +> +> +> +> +>	


4657731	J CE	. Α Δ	LEL	A	AS	YNG GLA	TU 1	3A 13 3 FT	OM	2551	J 7	/23/78	09/1	1/7	9 1	′ 1	٦
ASSEMBLY RUMBES	EV CL	ABS OW				ASSEMBLY O	ESCSIFTION		DESIGN	FIGGT		DELEASE DATE		ESSING ATE		ABER	
INO DW S	ABT MBER	Τ.	UANTI		UNIT	Γ	641	IT OESCRIPTION			IN/QUT	SHANGE DRD.	EFFEC	'E Tive	MARE/BUT	RN NC	e e
13 C 2454 9 B 3924 3 C 4576 5 A 6201 1 A 6211 4 A 6211 4 A 6216 6 A 7487	83 01 64 00 2 2 02 35 02 36 06 37 J2 38 J1 16 33 16 74	1	3 2 1 11 11 233	00000000	IN PERSON TO THE PERSON THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PERSON TO THE PE	MIRE SELL LASEL. HOULO SC CONN SC CONN SC CONN PI CONN PI CALE TAPE 3/ RETAINE	ECT, 2.2 GABLE GAB	; SHRINKA,	UL, BL Pin I OA S Loth	K	IN IN IN I.	38293 004290 004290 004290 004290 004290 004290 004290 008290 008290	J726 J726 J726 J726 J726 J726 J726 J726	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	PPP3 PPP3 PPP4 PPP4 PPP3 PPP3 PPP3 PPP4 PPP4 PPP4 PPP4 PPP4		ZZZZZZZZZZ

4657	73	2		١	CLA	A	υöL	Á	Y AS	ΥN		LA	T	6 3	L J 3	A 1) FT	nG	2351	37	/23/76	09.	/1	1/7	9 1/	/ 1
ASSEM NUMB	ER	_	P	٧	CLAS	s pw				ASS	EMB	LY 08	sca	IRTIO	*			DESIGN	FIRST		RELEASE DATE		POEE	551H		AGE MBER
F140 0	ž		PA!	B E P			QUANT!		UNIT					R	ART :	ESCRI	TION	***		IN/OUT STATUS	CHANGE ORG.	cri	DATE	vc	MAKE/GUT	T EN
13 6		2 4 9						þø	IN									BLE 8		IN	JU8290	07			PPP3	П
12 C		2 4 <u>2</u> 3 9 2						00	Pü							6 A . I A R K :		Ji. o ISL	. К	IN	008290	07			PPP3	
3 A		1 6						60	20			ÜC				A IVIV.	LING			La	068296	07			2024	
2 C		20						50	ρū							USI	NG 29	5 PIN		IN	0 08 290	07			PPP4	
5 A		2						þa	20	30										IN	068290	07		8	2223	1
1 A		2]						þa	20						SI	NG a	25 P.	[N		IN	008290	07			PPP4	
7 A		21					11 	Pa.	PC	COL		T J			. K. IX	uc Tr	SE 14	=	u	La	JJ829J	37			2223	
10 4		46						66										2 Au НТО.		IN	JJ829J	37			PPP4	П
6 A		46						6ŏ	ēC.			LNE				SC			520		000023				2224	
							P# C.4			ΗI			F.	INE		MEE	MS =		11							

4657733	ū	CLA	A	LEL	AY	AS	YNG GLA TG 1J34 2JJFT	ОM	2001	37	/23/76	09/	11/	79 1/	1
ASSEMBLY HUMBER	REV	CLASS	DW SZ				ASSEMBLY DESCRIPTION	DEBIGN	FIRST		PALEABE		CESSIN DATE		4t IBER
FIED DW	BART NUMBE		-	JANTIT		MEAS.	RANT DESCRIPTION			IM/DUT STATUS	EHANGE DRD.	ERFE	TE	MAKE/6UT PART TTRE	ne d
12 U 24 9 B 39 3 A 51 2 C 62 5 A 62 1 A 62 7 A 74 10 A 74	5343 5443 5443 5443 5443 5443 5443 5443	3 G 1 3 G 0 2 O 2 3 O 2 3 O 6 3 O 2 3	2	3 2 1 11 11 11 4 JJ	00000000	TO COUCA COU	SLEEVING CLEC SHRINKAR MIRE, ELEUI, 24 GA, FUC, L ABEL, LABEL HARKING HOUD CUNNECTUR LOON, SOCKET, HOUSING 25 SOCKET JOAN PIN HOUSING 25 PI JOATAGT FIN CABLE 13 LUNDUCTUR H TAPE 3/4 WIDE VINYL CL RETAINER MALE SCREM	PIN N CA S OTH	K	IN IN IN IN IN IN	Jud 29J 008 29J Jud 22G 068 290 064 290 064 290 Jud 290 Jud 290 Jud 290 Jud 290 Jud 290 Jud 290 Jud 290 Jud 290	J72 J72 072 072 072 072 072 072 172 J72	78 78 678 678 678	PPP 3 PPP 4 PPP 4 PPP 4 PPP 4 PPP 4 PPP 4 PPP 4 PPP 4	22222222







FIND ND. 4

COMMUNICATIONS PRODUCTS DIV.
Seria Ann. Call 2704

Seria Ann. Call 2704

Seria Ann. Call 2704

Seria Ann. Call 2704

Seria Ann. Call 2704

Seria Ann. Call 2704

Seria Ann. Call 2704

Seria Ann. Call 2704

Seria Ann. Call 2704

Seria Ann. Call 2704

Seria Ann. Call 2704

FIND ND. 4

COND WIRE

FOR COMMUNICATION SHELL

SOLDER WIRE
TO CONNECTOR SHELL

SOLDER WIRE
TO CONNECTOR SHELL

SCALE: NONE

SCALE: NONE

FAINTED IN USA.


DWH	12	TVE	NTI	YAL	ľ	9/31/7	,	CON	TRO	L DA	TA	TITLE			_		7/	91	E AS.	S Y	PREFIX	BOCUMENT :	40.		REV
CHKD	L	^											F	5	7	VZ	7	YR	DNOU	S R5232	DN	7465	79	00	7
ENG	Ļ	<u>v</u> 2	1/2	<u>L</u>	4	15-1	垀	PRO	UMIC TO LLC	CATIO	MS			Ť	Z) _		T	ERMI	NAL			,		
MFG	╄				4		- 19	anta /	Ana, C	Ca. 92 DENT		FIRST	USI	ED ON			٦				†				
APPR	╀				+		4		401		- [X	9/:	35-	A		-	31	77/-00	9-070	レノ	SH	EET /	OF	2
 	_														_		┪								
L			SH	EET	RE	VIS	101	1 5	TAT	US.										REVISION	N RECO	ORD			
Ш		Ц	\perp		\perp		L						\Box	\perp	Ŀ	2 /	1	REV	ECO	DESCR	IPTION		DRFT	DATE	APP
$\sqcup \sqcup$	_	Ц	_	\perp	⊥		L	┸	L			\Box	\perp		Þ	04	0	00		PRELIM	RELE	ASE	ML	1031-74	
$\sqcup \sqcup$		Ц		\perp	\perp		L	上	L						0	10	7	01	•	REV NOTES	3,46	5	44	1-2-75	
\Box		Ц	4		4	\perp	L		L	Ш			\perp		k	νÞ	2	02	05360	CL 8" PARK	PELER	1SED	PAGE	1-10-25	
$\sqcup \sqcup$		Ц	\perp	\perp	\perp	┸	L	┸	L	Ш					14	2 4	7	0	06248	SEE ECO			LA	5-5-74	
		Ц	\perp	_	┸	┸	L	1	上	Ш		Ц		\perp	Ł	2 2	-	E	06707	CLIT CONN. C	CWT4C	T CHG,	OPM	1-41-77	14.0
	_	H	+	+	╁	╁	╀	+	-	Н	_	\dashv	\dashv	+	4	7		٦	08/39	FIND NO. 3 W			FLG	1-19-78	av
		П	1	+	+	\top	✝	T	1	Ħ		\Box	_	十	+	十	٦				77.7.1			 	
			1	╅	+	T	۲	T		П	\neg		┪	+	†	+	7					-	ĺ		
		H	+	+	十	十	╅	1	t	Н		\Box	+	+	+	十	1			•			1		
\Box		Н	1	十	+	T	✝	\top	Т	H		\vdash	+	+	T	+	٦			ł			1		
		П	_	\top	1	\top	✝	1	Г	П		\dashv	_	\top	t	十	7		I]					
	_	H	1	+	╅	┪	✝	+	T	H		_	+	+	T	╅	7			1					
		H	十	\top	+	\top	t	+	1	H	\exists	\dashv	十	+	╁	╅	٦								
Ш		H	十	\top	t	+	T	+-	✝	H		\dashv	7	+	t	十	1		l	1					
\Box		H	十	十	+	+	T	十	T	Н	\Box	\dashv	7	+	t	+	1		1]			1		
\Box		П	7	\top	+	十	t	十	1	Н		\top	+	+	t	十	1			-					
NOTES	<u>.</u> :		_		_		_		_		_				_		_		L					لــــــــا	-
																									- 1
																									1
																									ŀ
																							ETACH	ED LISTS	5
FORM 192	246-	01-01	-092	DIET	ERIC	сн-ро	ST C	LEA	RPRI	NT 1	020				_									PRINTED II	N U.S.A.


3/771-009-070 CODE IDENT CONTROL DATA - MDM COMMUNICATIONS DIVISION DOCUMENT NO. SHEET 2 OF 2 34015 Santa Ana, Calif. 92704 74657900 F NOTES: WORKMANSHIP PER CDC-SPEC 10120300. ANGLE OF CABLE EXITING CONNECTOR HOUSING TO BE 450 SHIELD IS TERMINATED TO THE CONNECTOR SHELL AND PIN I FIND NUMBER 6 TO BE MARKED PER 10121508 WITH PART NUMBER 7465 7000, CONNECTOR NUMBER PI OR P2, AND SERIAL NUMBER. PI END TO BE COLOR IDENTIFIED BLUE . WITH FIND NUMBER (7) STRIP BACK INSULATION AT BOTH ENDS OF WIRE .2516.4mm). SLEEVE ALL BARE WIRE USING FIND NO. 13.

FORM 19245-00-015-002 GIETERICH-POST CLEARPRINT 1020

PRINTEG IN U.S.A.

ASSEMBL				SYNC RS232 TO TERMINAL				01/29/		
NUMBEN	NEV CLAS	# SZ		ASSEMBLY DESCRIPTION	SOURCE UBASE		RELEASS DATE	PROCESSINS	PASE	إل
HD DW	PART NUMBER	PTITHAUG	UNIT MEAS.	PART DESCRIPTION		IM/SUT STATUS	CHANSE ORD.	DATE	MAKE/BUY PN PART TYPE	ě
A CO A CAEAAAAA NI NI NI NI NI NI NI NI NI NI NI NI NI	15003409 24534706 24548301 51892202 62013502 62013502 62013606 73995400 74658000 74871674 74873611 94288024	1000 100 100 100 100 100 100 100 100 10	11 00 00 00 00 11 10 00 00 00 00 00 00 0	SLEEVING ELEC SHRINKA WIRE, ELECT, 24 GA, PVC. HOOD CONNECTOR CABLE LABLE CONN, SOCKET. HOUSING & SOCKET NMPLT KIT BLNK SMALL WIRE LIST ASYNC RS232 CABLE 9 CONDUCTOR WIAPE 3/4 WIDE VINYL CHETAINER MALE SCHEW	BLE BULK UL, BLK 5 PIN CABLES TO TERM OA SHIEL LOTH BLU	17 17 17 17 17 17 17 17 17 17 17 17 17 1			PPP2 PPP1 PPP5 PPP4 PPP4 PPP4 PPP4 PPP4 PPP4	2222222222






	NO PROFESSIONAND MON. Serve Ann. Call. 92704	SION SODE IDENT 34015	MER 3 OF 4	DOCUMENT NO. 746583.00
	CDC NO	LEN	NGTH	RTN NO.
		FEET ±0.5 FT	METERS ±.15 METERS	
	7 1 658300	50.0	15.24	3/773
-			1	
-				
-				
1				
				· ·

FORM 19245-00 018-092 DIETERICH-POST CLEARPRING 1020

PRINTED IN U.S.A.




WH.	4	"VE	N	///	17	19/3	9/23	1 0	ON	RO:	DA	TA	TITLE			-		9	BL	E AS	5 Y		P	EFIX	90CUM	ENT.	NO.		MV
HED	Ŀ	_	_	_	_										5 Y					NOUS		32	-12	מכ	7	46	583	00	A
HG	1	1	1	₹.		ľ	5-7-	F	PROD	UNIC	ATIO	105	;	ŤΖ	Ž.	ÏŻ	7	F	/	MODE	Й		- [· ·	•				
4 G	┝					┡-		냳	enta A	e ID	a. 92		FIRS	7 05	4P 0	N										7			_
PP4	\vdash		_			+		1		401		ı					3	/	77	73 - 04	09-2	70	' L			5)	HEET /	OF	2
			51	HEE	T I	REV	151	ON	1 5	IAT	US							T				REVISI	ON	RECC	RD				
П									Π						Π	Z	2 /		REV	ECO		DES	CRIPT	ION			DRFT	DATE	APP
	- 1								Π						П	7	00	9	00	-	PRI	52/14	RL		35E		ML	D-30	
\coprod									Γ							þ	00,	1	01	-	REV.	REV	1510	w.	STA	725	DAM	12-17-74	1
\coprod																	20	?	02	-	REV	NOTE	3				LA	1-9-75	
\coprod																F	20	3	03	05360	CL	8 A	¥ R	ELE	ASE	=	PPM	1-10-2	+
\prod																k	20	4	04	06707	CLI	CONIL	1.00	NTAC	TCA	13	PPM	1-11-77	
\prod	\dashv						П		F	F		Н	\dashv	_	П	-	50.	1	05	08139	FIND						ELG	1-19-78	All
11	7					┪	П		T			Н	Н	┪	\Box	7	A	1	Δ	08063	CLAS							1-27-78	16
П	T	П							Т				П		П	7	T	1			1						1		1
П	7						П		Т				П		П	T	Ť	1										Į.	
\top		П					П		Т						П	T	T	1			1							1	ł
\Box		П					П		T	Г			コ		П	1	T	1										l	1
П							П		Т	Г			П		П	T	T	1										l	l
T		П					П				Г				Ħ	1	1	1										İ	l
П		П				Г	П		Τ	Г	Г		\Box		П	T	T	1										l	
77		П					П		Τ						П	十	1	1										0.0	İ
П							П		Т	Г	П	П	П	\neg	П	T	T	1			l								
NOTES	5:																1.				ł								•
																										<u> </u>	DETACH	ED LIST	s

		•		3/7	773-009-070	
CONTROL DATA	MDM COMMUNICATIONS DIVISION Sents Ans, Calif. 92704	34015	SHEET 2 OF 2	DN	74658300	A
NO	TES:		•	•		
	WORKMANSHIP PER ANGLE OF CABLE SHIELD IS TERMI FIND NUMBER 9 NUMBER 74658300 SERIAL NUMBER PI END TO BE CO STRIP BACK INSUL SLEEVE ALL BARD	EXITING LINATED TO BE MADO, CONNER. COLOR IDE	CONNECTOR HO THE CONNECTOR HO TO THE CONNECTOR NUMBER TO TO THE BL TO THE BOTH ENDS OF	TOR SH 121508 I FR PI C UE WIRE	ELL <i>‡ PIN 1.</i> WITH PART OR P2, AND	@ .
DRM 19245-00-015-092 (DIETERICH-POET CLEARPRINT 1920					TES #1 44

35)	CC	ON ORI	roi Or/	L D/	ATA ON		ASS	SEN	/B	LY	P	AR'	TS	Li	ST	S = 1	SPARE PARTS	ARTS
74658	83	300	,	CL	A A	CBL	AY A	SYNCH	RS23	32 10	103	F MO	DM	255 I	0	1/29/78	01/29/	78 1	/ 1
ASSEM	EA.	·	REV	CLAS	9 DW			ASHEMBL	Y DESCNI	PTION			DEBIGN SOUSCE	PIBST		RELEABE DATE	PROCESSIO DATE		AGE MBEB
FISD DY	ž		PART			YTITHAUS	UNIT	1			DESCHIP				IM/OUT STATUS	CHANGE ORD.	EFFECTIVE	MAKE/BU PAPT TYPE	Y PH
12 (3 / 8 2 (5 / 4 / 9 E 11 / 7 / 10 /	4 4 4 4	24 51 51 52 66 66 62 77 74 74	546 892 904 013 013 013 656 871	7706 3301 7701 5502 6702 8801 5500 6400 6400 6400			PC PC IN	WIRE HOOD CAHLI CONN SOCKI CONN CONT	DELECTOR	T-240 ECT OUS LET OUS	GA+ H OUSI KNC ING KNC	PY NG 2 P 2 S R R S S R R S S R G S S R G S S R G S S R G S S R G G S R G G S R G G S R G G S R G G S R G G S R G G S R G G S R G G G G	DE PIR	K S S S S S S S S S S S S S S S S S S S	122222222222222222222222222222222222222	008500 008500		PPP1 PPP4 PPP4 PPP4 PPP4 PPP4	
1								HIGHE						13					

74700900 D







7 8	77	129	A	CL	ن ۵	PAA-A	SYN	. ULA KSZŚZ VAR	ВM	2051	-2 3	9/20/79	39	/2ó/	79 2	/
ASS	MBE	. "	MEN	CLAS	82 82			ASSEMBLY OFSCSIPTION	DS STEM S DUBCE	FIRST VBASI		HELEADR DATS	╚	DATH		42 6 0
FINO UM • SS	þw s z	,	AST		,	DUANTITY	UNIT MEAS.	FAST DESCRIPTION			IM/OUT BTATUS	CHANGS ORD.	.,;	ATE	MASH/SUT SART TYBN	22
71	Α	518	58	103		200	Pu	SOUKET, IU, PL TYPE 40	PIN		IN			Т	PPP 4	Н
3	Α	518	73	+11		2 0 0	ند	JUNN FO KIGHT ANGLE	25 21	٧.	I.s		1	1	2224	ı
↔ 0	Δ	523				S 0 0		AGUEPT.TEST SHIFT KE	6.401	17495	IN			ı	PPP4	ł
70	C	526				500	In	MIRE 26 MM KYNAK GR	EEN		I.e			-	2223	ı
+4	Δ	652				200	Pύ	MIUROLIKUUIT TYPE 74	00 (5	ا ب ت د	iN			- 1	PPP4	
15	A	72J				100	ا ب	CAPACITOR 18 WF 15V			1.4				P2P4	ı
2	C	746				1 3 3	P.	HANDLE SEKSUKNU ASYN		•	i.v			- 1	ATV4	l
7	ū	746				719.9	Pu	INSULTR URD STIFFENE	ĸ		ĬМ		· I	- 1	2024	l
53	A	748				- J J	40	JAF ARRAY 223 FF			LN			1	PPP 4	
8	Α	748				500	Pu	INUTUATOR LEG			· ĪN				1274	
10	١. ا	748				200		ZJECTUR UKT LARD MHT			I.4		. !		2224	
67	Α	748				200		SHILH LOUKNG TOGGLE			I.Y.		. [1	PPP+	
1	D	7 + 8				100		PHE ASTIL LLA FS232			I.e		. 1	- 1	PP24	i
11	Α	748				100		SWITCH THUMBHHEEL HE	X COMP	'- I	IN		- 1	Į	PPP4	ı
60	Α	750				200		RES FKG 10 OK OHMS			Íd		- 1	1	2224	
17	A	776				200	Pü	CAPACITOR 100PF 50V			IN			1		i
00	4	776				400		JAPALITOR LERAPIL AX			Lie		- 1		F224	
69	A	776				400	Pu	JAPAGI FUR OBUPE 50V			IN		- 1	- 1	[
25	A	886				1100		IN 6214 ITL NUAL 4/			1.4		- 1		4464	
36	٩l	888				133		IS 74174 TTL HEX D F			1.4	i i	- 1	- 1	PPP4	
+9	4	888				2 3 0	انم	IL 74175 TIL WUND C	F/F w/	(ULR	1.4		- 1	1	22P 4	
38	A	888				333	Pu	10 9324 TTL JUAL FLI			I4		- 1		PPP4	
37	A	999				433	Pυ	IN 7486 TIL GUAD 2-1			LA		- 1		2224	
35	A	868				300	٥	I 74107 TTL WUAL 2-			11	ı	- 1	1	PPP4	
	A	999				300	PC	IC 7430 ITL GUAD 2-I	NPUT #	نه	IN		- 1		2224	
12	4	920				400	نو	EYELET			I si	i	- 1	1		
61		942				>00		EYLLET			IN		- 1			
26	4	967				700	ا م ان	COMMECTOR LOCKING LE IC 7403 TTL QUAL 2-1	VIUE		1.4	- 1	- !		2224	
		,	•					10 7405 TIE GORD 2-1	N PUS	MANU	IN				PPP4	
								NUMBER OF LINE ITEMS MIGHEST FIND NUMBER		οō						
_1	_					PRDJECT Ex					1					


74700900 E


7-21/7-22 •





4875756	Д	CLA	A	CARLE	ASS	SY ASYNC PS232-1034	Dм	2551	0	8/30/78	04	/1	0/7	79 1	/	1
ASSEMBLY NUMBER	Eν	CLASS	DW SZ			ASSEMBLY DESCRIPTION	DESIGN SOURCE	FIRST USARR		RELEASE DATE	"	RESON	E SIE	PA		
ND DW PA	RT	T	Q	UANTITY	UNIT MEAS.	PART DESCRIPTION			IN/OUT STATUS	CHAMSE ORD.	900	ECTIV	/n	MAKE/BUY PART TYPE	PN	å
6 A 1011 6 A 1011 7 101 6 C 361 6 51 7 A 620 7 A 620 7 A 620 7 A 620 7 A 748 17 A 748	236 32 347 136 137 136 736	135 161 107 701 108 106 702 101 101		0000 0000 0000 1000 1000 1000 1000 100	00-000 000000	LARFI . CARLE MARKING LARFI CARIE MAR COC 12 CARIF SHIFLDED 13 COND CLAMP CARLE 2-100 GOIT CARIF LARLE COMN. SOCKET HOUSING 25 SOCKET CONN PIN HOUSING 25 PI CONTACT PIN PETAINER MALE SCOFW FERBILLE INVER FERBILLE OUTER NUMBER OF LINE ITEMS: HIGHEST FIND NUMBER =	2400 IP	¥G INITF	INNI INNI INNI INNI INNI INNI INNI INN	008648 018648 008648	04	0 T O	70			***************************************







GDCONTROL DATA CORPORATION

ASSEMBLY PARTS LIST

74975846	٨	CF V	Δ	CARLE	ASS	γ Λ	SYNC	P9232	TΛ	TFDM	Dм	2551	n	P/304	/7A	04/1	0/7	9	,	1
ASSEMBLY HUMBER	REV	CLASS	SZ.			AS SEM!	BLT DES	CRIPTION			DESIGN SOURCE	FIB 9T UBAGE		RELEAS: BATE		PROCE DA	BSING TE		AGE MHES	
																				_
FIND DW	PAST				UNIT								IN/OUT	EHANGE	ORD.	DATE	: h	AKE/84	T PH	13

FIND	DW 5 Z	PAST NUMBES	PTITHAUP	UNIT MEAS,	PART DESCRIPTION	IN/OUT STATUS	EMANGE ORD.	DATE EFFECTIVE	MAKE/SUT PAST TYPE	PM NC	DP P
<u> </u>	۸	10123801	200	PΥ	LARFL - CARLE MARKING	IN	008648	040979			N
1 2	Δ	10123835	300	Pr		IN					N
4	۸	15165360	60000		CAPLE SHIELDED 9 COND 24AWG	IN		040979			N
13	c	24548310	200	1 10		IN		" " "	PPP4		N
2	c	36183207	ano	PC	CLAMP CARLE 2-109 GOLD TRIDITE	IN			PPP4		N
5		51904701	200	PC	CARIF LARIF	IN			PPP4		N
1 1	^	62013502	200	Pr	COMM. SOCKET. HOUSING 25 PIN	IN			PPP4		N
1 4	Δ		1900	PC	SOCKET	IN			PPP4		N
я	٨	74873611	200	Pr	PETATNER MALE SCREW	TN	1		PPP4		N
1 10	Δ	74874794	200	Pr	FERRILE THINER	IN			PPPA		N
1 11	Λ	74974795	ano	Pr	EEBBIILE UIIJEB	TN			PPP4		N
9	c	94268024	900	Pr	CONNECTOR LUCKING DEVICE	TN	008648	n4n479	PPP4		M
			PROJECT EL	NE I ME E	NUMBER OF LINE TITMS = 12 HIGHET FIND NUMBER = 13						
AA 2700	RE	v. 7-75			AVA AINAC				Printed in	u.s	Α.






GDCONTROL DATA CORPORATION


ASSEMBLY PARTS LIST

SPARE CODE
S = SPARE PARTS
N = NON SPARE
PARTS


74875760	А	CL A	Α	CARLE ASSYASYNC RS232-103F	I)M	2551	08/30/78	04/10/79	1/ 1
AEEEMBLY HUMBER	REV		DW 52		DESIEN SOURCE	FIRST UEAGE	RELEASE DATE	PROCESSING DATE	PAGE RUMEER


		QUARTITY	UHIT MEAS,	PART DEECRIPTION	ETATUE	CRARGE DED.	EFFECTIVE	MAKE/BUY PART TYPE	PR RC
A 151 C 363 C 519 1 C 620 A 620 A 620 A 620 In A 748 12 A 748	123401 123435 165360 183207 304701 1013502 113606 113702 113801 173611 174704	**************************************	000000000000000000000000000000000000000	PART SECRIPTION I.AHFL . CARLE MAPKING LAPFL CARLE MAP CDC 12 STAPS CARLE SHIFL)FD 9 COND 24AMG CLAMP CARLE 2-109 GOLD IPIOTE CARLE LARLE CONN, SOCKET, HOUSING 25 PIN SOCKET CONN PIN HOUSING 25 PIN CONTACT PIN HETAINER MALE SCPFM FEPPILE INVER FFF-PILE INVER	IN IN IN	008648 008648 008648	 	PPP4 PPP4 PPP4 PPP4 PPP4	RC





35	90	ON OR	TROL PORA	. DA	ATA ON		ASS	EN	IBL	Y.	P/	۱R	TS	LIS	ST		S = 5	ARE COL	RTS
14876	1 34		CLA	c	CRL A	5 5 Y	ASYNC	CLA	-2025	MUU	۳۷	Ú₩	2551	10	0/30/78	04/	11/	79 1	/)
ASSEME	LY R	RE	CLAS	s Ez			ASSEMBLY	DESCRI	PTIDN			DEEIGN	FIREY		RELEASE		CESSIN DATE	G PA	ABEN
FIND DW UMSER SI		PAR	T ER	,	TTITKAU	UNIT MEAR.	<u> </u>		PART D	ESCRIPY	10H			IM/OUT ETATUS	CHANGE ORS.	Erre	TE CTIVE	MASE/RUT	ar
5 A A A A A A A A A A A A A A A A A A A	1° 50 50 50 50 70 70	201- 201- 201- 201- 201- 201- 201-	3460 3361 4701 4701 4502 4702 4801 4794 4795	•	200 6000 200 100 100 200 200 200	1 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	LAHEL CAHLE CLAMP CAHLE CONN+ SOCKE CONNA RETAI FEMRU FEMRU NUMBE MIGHE	SHI LAGGE SOCKIT PRINCE PRINCE PRINCE LE	ELVED LE 25. HOUSI IN HALL INVEH	13c 109 USIN NG 2 SCH	ONU GOLD GOLD GOLD GOLD GOLD GOLD GOLD GOLD	; PIO	IOITE		008648	0411	079	PHP4	
1_	L				PROJECT E	HEIMEE		S	ANIA	ANA	·			<u> </u>					لسا





35689-009-070 DOCUMENT NO. FEITHER CONT. CODE IDENT COMMUNICATIONS PRODUCTS DIV. Santa Ana, Calif. 92704 34015 SHEET 3 OF 4 74874002 A LENGTH CDC Nº. RTN Nº. FEET METERS ± 0.5 FT ±.15 METERS 15.24 74874002 50.0 35689 FORM 19245-01-015 092 DIETERICH-POST CLEARPRINT 1020


harmon and the same of the sam						35689-009-070	
regular eye	COMMUNICATIONS PRODUCTS GIV. Santa Ana, Calif. 92704	CODE IDENT 34015	SHEET	4 OF 4	SE	DOCUMENT NO. 74874002	REV.
NOTES	:						
/.	WORKMANSHIP PER C	OC SPEC 1	01203	100			
	ANGLE OF CABLE EXIT	ING CONN	ECTO	R HOUSING	708	E 45°,	
<i>[3]</i> .	SHIELD IS TERMINATED	TO THE C	ONNE	CTOR PIN I	<u>,</u>		
	MARK FIND NO. 9 PER					UN 74874002	
ننے	CONNECTOR NO. PI OR P	PZ, AND S	ERIAL	NUMBER.	-m~ /	~0. /+B/+00 2 ,	
	·					•	
	•	•					
			•				
	•						
	•						
				•			
,							
	•						
			•				
						•	
FORM 19246-01-016-092	2 DIETERICH-POST CLEARPRINT 1020					PRINT	ED IN U.S.A.

• 7-40

	NTROL DATA PORATION		ASSEMBLY	PARTS		ST	N =	SPARE PARTS NON SPARE PARTS
14874002	B CLA A ASY	NC CL	A TO 2025 MODEM	DM 2551	0 1	/29/78	01/29/	78 1/ 1
ASSEMBLY P	EV CLASS DW SZ .		ASSEMBLY DESCRIPTION	DESIGN FIRST BOURCE USAG		RELEASE DATE	PROCESSIO DATE	PAGE NUMBER
FIND DW P.	IRT QUANTIT	y UNIT	PART DESCRIPTIO	ın e	IN/OUT	CHANGE ORD.	DATE EFFECTIVE	MAKE/BUY PH PART TYPE
3 A 5185 8 5196 1 C 6201 2 A 6201 5 A 6201 7 A 7487 6 A 7487	4701 2 3502 1 3601 12 3702 1 3601 12 3702 1 25500 2 1633 600 3611 4	PC PC PC PC PC PC PC PC PC PC PC PC PC P	HOOD CUNNECTOR CAHLE LARL CONN, SOCKET HOUSING CONTACT SOCKET CONN PIN HOUSING 25 CUNTACT PIN NMPLT KIT BLANK LAME CARLE 13 CONDUCTOR RETAINER MALE SCHE **IPE LIST ASYNC TO NUMBER OF LINE ITEM HIGHEST FIND NUMBER	FIN E CABLES W OA SHIEL V ZUZS MODEM S = 10	IN IN IN IN IN IN IN IN	008500		PPP4 PPP4 PPP4 PPP4 PPP4 PPP4

140 *

D~	'n	0	CAV	VP	D	2	21-7	3 (ON	RO	, DA	TA	TITLE		0	NI	VE	7	OR	PSSY-				72	2712	DOCUM	ENT N	10.		REV
CH	KD	<u>L</u>						Ł				_ 3								LOOP						71	7/	560	0	00
EM	G	1	'nΕ			7.	2/-7				ATIO									EST COL	NNE	070	OR	1/	'	/ 7	, ,		•	
<u>~'</u>		1				-		s	nte A	Ana, C	a. 92	704	FIRS		_									1			7		_	
AP	PR	╁				-		4		401									ق	32161-00	09-1	122	?	1			SH	EET /	0F2	
⊢		1_						J								_		-												
L				SH	EET	RE	VI\$I	ON	1 S	TAT	us											RE	VISIC	М	REC	ORD				
					\perp	I	oxdot	\Box	L						П		2	_	REV	ECO				RIPT				DRFT	DATE	APP
L						L		L	L	L							00	00	00	05515	CL	B	REL	LEX	15E				2-24-2	me
						1	\perp		L	L							L				İ								1	
L	Ш		Ш	\perp	\perp	\perp	1	<u> </u>	L	L	L		\Box	_	Ш			Ш			1								1	1
L						┸	_				Ш						L			1	İ							1		
L	L			\perp	\perp	\perp	\perp		L	L		Ш					1_		l		ļ							1	-	
L						┸	上	L	L						Ш		L	<u>. </u>	l	ľ								l		1
																					1								ŀ	1
[ľ									1.	1
																				1									l	1
									I_{-}										l		1								ļ	
							Τ												l	į										i i
				П		I													1								,		1	
				П		Ţ																							İ	1
Γ	Π		П	\neg		T	Т	Π	Τ	Г						П	Г		1		ļ								1	ĺ
			П	\neg	П	Т	Т	Π	Г	Г	П										į.									
Г	П		П		T	Т	Т	Γ	Τ	Γ							П		l											1
Γ	Γ		П	Т	Т	Т	Τ	Γ	Г										l											
N	OTE	<u>5</u> :	1.	w	2CK	ترور	W5	HI	ر م	pe.	æ	C	oc.	- 5	PE		10	2/2	2030	00.										
1																				KSIDE C	ne e	7///) 1/	10.3						
		-																		TYPE										
			•																Cor		ا میداد.					70.0	· _			
		/	۸.	-,,	//\ //\	S	· ~;	06 1.	., - .,	ر,	۔ سے	ה כ נומנו	22. 22.1	د د میرسا	5	ر بنتر	-ريم	٠ <i>د</i>	1012	1508.		W	2 7	47	15	700	PL	74	71560	0
		7	٠٠٠	- ///	0	110	. 4			20	c ,	- 12	~~^	- 4	_		- / \	, 1				175	500	IAT	EΟ	U5T	(DETACH	IED LIS	rs
10		246	0: 01:	9 092	DIET	LSIC	нгэ	.1 C	LEA	Des:	NT I	020																	PRINTED	25/12/2014



74700900 E

DWN		Œ.	2/2	/F?	1.7.2	2		3/-2	- ;	(1), (ş:(i)	. 10	, Wa	TITI	E	CO.	NN	1E	c7	OL	ASSY-		PREFIX	DOCUMEN	IT NO.			REV
CHK		_	1.12.0				L.		<u>.</u>						,	45	W	~	C L	A	LOOP		PL	747	7/5	600)	00
ENG		1	H				7-2	y-7:		200	UNIC	ATIO	UNS IV. 2704					PA	IA	7	EST COM	INECTOR						
APPR		\vdash					┢			ÇOO	€ 10	INS		FIR	\$1 U	SED	ON			-	2161-00	00 400			cuss	, ,	0F Z	
									1	3	401	5								رد	(161-00				Since	. /	or 2	
				SI	1E E	T I	REV	151	ON	S	TAT	uS										REVISIO	N REC	ORD				
		\Box																2	1	REV	ECO	DESCR	IPTION		C	RFT	DATE	APP
	1	\perp	4							L		L		L				00	CC	00	05515	CL B RELL	FRSE				2-31-73	1/1
\sqcup	4	4	4	_	_			L		L	L	L	L	_	L	Ш						1						
$\vdash \downarrow$	4	4	4	4	4			L	L.,	<u> </u>	_	<u> </u>	_	ㄴ								}						
	4	+	\dashv	4	4			L		Ļ	L	_	_	<u> </u>	-	\sqcup												
$\vdash \vdash$	\dashv	-	+	-		-		ļ	_	┡	ļ	L	-	┡	<u> </u>	_		<u> </u>										
┞┼	+	-	+	4		-		_	_	├-	-	├	┝	ļ	<u> </u>	Н	L	_	_						1			
\vdash	+	-	\dashv	\dashv	-	-	_	⊢		┡	┝	├	├-	┼	_	-	_	_							- 1			
$\vdash \vdash$	\dashv	-+	+	\dashv				H	-	├	⊢	╀	┝	┼	┝	-		_	Н		-							1
\vdash	+	+	\dashv	+	_	-		H		╀	-	-	⊬	╁─		Н	-	_	Н		İ				ļ			
H	+		+	\dashv	-	\dashv	-	H	<u> </u>	├	\vdash	\vdash	\vdash	├	<u> </u>		_		Ш									
┝┼	+	+	+	\dashv	\dashv		-	-	-	├	╁	╁	⊢	╁╾	-	Н	Н	-	-		1							
\vdash	+	\dashv	┧	+	\dashv			H	_	╁	1	╁	╁╌	+-	\vdash	Н		_	Н								İ	
H	+	7	+	\dashv		\dashv		Н	-	\vdash	╁╌	 	├-	\vdash	-	Н	-		Н		ļ							
H	+	+	+	7	7		_		_	┢	╁─╴	╁╴	 	H	-	Н	Н	_	Н		1							
\Box	7	寸	7	7	7				_	T	t	Г	T	1-		H	-											
П	7	T	T	\exists	7							Г	✝				_					l			- 1			ŀ
ΝО	TES	:										•	•					·										
1																												
1																												
																								H				
																									DE.	TACH	ED LIST	S

+ 0 4M 19246 01 015 092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A.

														3216	61-009-12	2		
		CON	MUNIC Sen	ATION			S DIV.			€ 1DE \$015	NT	SH	EET	20F2	PL	DOCUME	nt no 715600	REV.
FIND	PART IDENTIFICATION		- °	UANT	117	REO	IIRED		<u> </u>	<u> </u>	r	UNIT OF MEAS		NOMENCL OR DESCR			SPECIFICATION	
/		1										FT		WIRE, 224	9		01435-002	
2	7397700	1										PC		CONTACT, S		7	14198-002	•
3	73919 <i>80</i> 3	_										EC		HOOD, CONI	VECTO	R	26046-002	
4	7395430C	/										PC		LABEL			15486-002	
5		_								L		PC		LAIBEL, SELA	PDH	ESIVE	01223-002	
6	74394500	_										PC		CONNECTOR E	BLOCK-	SOCKET	14196-002	
											L							
			_				Ш			_			_					
			_															
			ļ			<u> </u>			<u> </u>					ļ				
				L	ļ	_							_					
						_			L									
			<u> </u>															
_			_			<u> </u>												
						_						_	 .					
			-		-	_	\vdash											
			\vdash															
-					_	-	\vdash						-					
-						-		\dashv				\vdash				 		
			ш											1		1		

FORM 19247-01-015-092 DIETERICH POST CLEARPRINT 1020

Wire lists for the cable assemblies used with the asynchronous communications line adapter are provided in this section.

Actual pin connections from ACLA to modem or terminal are listed in section 3 and connections to the loop multiplexer are listed in section 6.

74700900 C

DWN	Z	EVL	·N	THE	72	79	٤/,	v	CO	ΝT	ROL	DA	TA	TITLE				7	9 <i>E</i>	3L 1	E AS	5 Y -		PREFIX	DOCUMENT	HQ.		REY
CHED	L	0		,	_	L								,	A.	5)	ΙÑ	VC.	HI	80,	NOUS 103A/11	Ř5232		WL	796	5 78	ו עס	A
ENG	14	4	<u> </u>	24		r	ن .	-	PR	กกเ	IICT1	เกม	,					7	D	,	103A/11	3						,
MFG APPR	╀					╀		4			ne, C	e. 92	⁷⁰⁴			60 Q	N											
-	╁			_		╁		┨	_		101		ŀ					3	?/.	77	0-028	<i>3-070</i>		/	s	HEET /	OF Z	'
	_														_		_	_	7									
		_	,	HE	ET	KE.	VIS	10	N.	51.	A 1 (JS			,							REVI	210	N RECO	מאכ			
$\sqcup \sqcup$		L	L	L	Ļ	Ļ	L	1	1	_		_	Ц	_			_	2	4	REV	ECO .			IPTION		DRFT	DATE	APP
Ш	_	┖	L	L	┺	L	┖	1	1	┙			Ш				_	α	w	00		PRELI	M	RELL	ASE	ML	W31.74	
\vdash		<u> </u>	┞	1	╁	┡	╀	1	+	4	_	_	Н	4	_	\dashv	4	0/	01	01	-	DELETED BERED CO.	COI NO.;	NO 9 8 REV CA	10; RENUN	1- LA	1-5-75	
\Box	_	H	┢	t	t	H	+	\dagger	+	+	-	\dashv	Н	+	\dashv	╅	-	a	02	02	05360	CL 8 A	RE	RELE	ASED	Pay	/~e-75	
\Box		T	Τ	1	Τ	Τ	T	T	十	7	_		П	ヿ		_	_	_	A	A						TP	1-27-78	9
ПП		T	Τ	Γ		T	T	Τ	1	┪						\neg	7	┪								—		
		Γ	Γ	T	T	Τ	T	T	1	┪				\neg		\Box	1	T				l						
$\Box\Box$		Γ	Γ	T	Т	Г	T	T	T	7				\neg		\dashv	1	7				İ						
		Τ	Τ	Τ	T	Τ	T	T	1	1				T		\Box	7	┪			1	1						
		_	_	_	_	_		_	_		_		_				T	┪				İ				ı		
		L	н	TE	-DI	risi	ON	NI .	00	cu	M FA	IT	1	1		1	7	7				1				Į.		
					s te								1			T	7	╗			ł							
					d e												1	7				ł				ı		
					C-ST								П	┪		\dashv	7	7										
		4	AL	030	_	_				_	_	<u> </u>	기	7		\Box	T	╗	-]							
		1	Ï	Ĭ	Ī	1	1	ı	I	1	- 1			╗		\Box	T	╗										
			Γ	Π	Γ	Γ	T	T	T	٦			П	┑			1					l				1		
NOTE	5:												_					_	_			-				-		
ļ .																												
																									⊢			
L			_																							DETACH	ED LIST	S
FORM 197	246	-01-0	15-0	92 D	IETE	RIC	H-PO	S T	CLE	AR	PRIP	IT 1	020			-											PRINTED II	N U.S.A.

ATA	CDMI			S DIV	<i>'</i> .				ET	20	F 2	,	WL	DOCUMENT NO. 74657800	REV.
FIND NO.		COLOR (REF)	LENGTH (APPROX)		ORIO	3IN	PIN	ACCESS FIND NO.		DESTI	IATIO		ACCESS FIND NO.	REMARKS	
7	22	SHIELD		co.	NN A	2/	/	5	0	WW .	02	/	4	PROTECTIVE GND (A	A)
		BLK				1	2				1	2	1	TRANSMITTED DATA	(54)
		BEN				Ī	3				\top	3		RECEIVED DATA (BB)	
		RED		Г			4					4		REQUEST TO SEND (CA	9)
		OEN		Г			5			*********	1	5		CLEAR TO SEND (CB)	
		YEL		Γ			6				Т	6		DATA SET READY (CC)	
		GRN		Г			7					7		SIGNAL GNO (AB)	
		BLU					8					8		RCVO LINE SIG DET (C	',F)
		VIO				Π	20				Т	20		DATA TERM READY (C	9)
1	_	GRY					22				1	22	1	RING INDICATOR (CE	,
7	22	WHT		COL	UN A	2/	25	5	cor	W.	02	25	4	TERM BUSY (-)	
		1	· · · · · · · · · · · · · · · · · · ·	Ι					_						
	FIND NO.	FIND GALGING (REF)	Santa Ans. C	Santa Ane, Calif. 92704	Santa Ane, Calif. 92704	Santa Ane, Calif. 92704 Santa Ane, Calif. 92704 Santa Ane, Calif. 92704 Santa Ane, Calif. 92704 Santa Ane, Calif. 92704 ORK FIND GAUGE COLOR LENGTH (APPROX) ORK 7	### COMMUNICATIONS PRODUCTS DIV. Santa Ane, Calif. 92704	FIND GAINGE COLOR LENGTH (APPROX) 7 22 SHEED COUN PI / BALK 2 BRN 3 PIN BRN 3 PIN BRN 5 BRN 5 BRN 7 BRN 6 BRN 7 BRN 6 BRN 7 BRN 7 BRN 7 BRN 7 BRN 8	Santa Ane, Calif. 92704 34015 SHELL	COMMUNICATIONS PRODUCTS DIV. 34015 SHEET	COMMUNICATIONS PRODUCTS DIV. SAID SHEET 2 O.	COMMUNICATIONS PRODUCTS DIV. 34015 SHEET 2 OF 2	COMMUNICATIONS PRODUCTS DIV. 34015 SHEET 2 OF 2	COMMUNICATIONS PRODUCTS DIV. 34015 SHEET 2 OF 2 W L	COMMUNICATIONS PRODUCTS DIV. 34015 SHEET 2 OF 2 W L 74657800

DWN	4	ΕV	EN	TH	AL	10/3	Vry	CC	INT.	ROL	DA	TA	TIRE				Z	A	BL	E AS	5 7	PREFEIX					Rtv
CHED	╀	0		,	_	Ļ								1	75	5 У,	N	CI	4R t	ON OUS	R5232	WL	744	65 i	80	00	F
ENG MFG	+	<u>v</u> .,	12	M.		7	-79	P	MMU-	JCTS	101	1. I				_	Z	<u>'</u>	<u> 72</u>	FRMIL	VAL	<u> </u>	Щ,				
APPR	Ŧ								300		ENT				132	5-/	9		31	77/-028	3-070			SHEE	1 /	0F2	
			s	HEE	:T	₹EV	1516	ИС	ST.	ATL	ıs										REVISIO	N REC	ORD				
		Γ															2	1	REV	ECO	DESCI	IPTION			DRFT	DATE	API
		L						\perp									∞	w	થ	_	PRELIM	RE	LEASE	_	ML	10:31:74	
+				F	Н		\dashv	\exists	7	\dashv	_				\dashv	\dashv	01	01	01	-	DELETE CONL COND ID WAS CONTACT FOR	s 14. R	EV CABO	<i>e</i>	LA	1-2-75	
			Π						T				,				2	Ø	02	05360	CL 8" PA	REL	E4SEL	7	24	1-10-15	Γ.
									\Box								0	0	0	06248	SEE ECO				LA	3-5-76	h
\Box		Γ	Π														Ē	Ŗ	4	06707	CLIT CONNI	CONT	ACT CH	E P	PM	1-11-77	\mathcal{H}
				I_{-}					Π								E	'n	=	08063	CLASS A R	RELEA	SE CB	M	TP	1-20-78	
																											Γ
		Ι							\Box											-							1
		L																			1]	
		Γ	1	1	1 :			- 1		-										1				- 1			
		Ι	Г	1117	ER-	·			••	~114	ı PM	,	٦]							i	Į.					1	ŀ
1			,		EK-I								П											-		1	
		Ι	•		o val						•															1	
		Ι	•	••	DC.				-		1.344													- }			1
		L	Ŀ									CA	J														
	Г	Т	٠,		130				٠.	,			.]			П					1					l	
NOTE	S:																				-						
																							H				
																							i	D€	TACH	ED LIST	S

FORM 19246-01-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A

CONTROL D		COM	AUNICATIONS Santa Ana, C		S OIV.		34015		ξT	2 OF	2		WL	DOCUMENT NO 74658000	REV E
CONDUCTOR DENT.	FIND NO.	GAUGI (REF)	COLOR (REF)	LENGTH (APPROX)		ORIGIN	PIN	ACCESS FINO NO.		DESTINAT		200	ACCESS FIND NO.	REMARKS	
/	4	22	SHIELD		CONK	1 1	1	3	20.	NN PZ		/	3	PROTECTIVE GND (AF	7)
2	4		BLK				2	3		ρ2	1	3	3	TRANS/REVO DATA	
3	4		BRN				3	3		PZ	7	2	3	RCVD/TRANS DATA	
4	10		WAT				4	3	Г	PI	7	5	3	REGICLEAR TO SENO	
5	4		2ED				5	-	Г	P	? 4	В	3	RCVO LINE SIG DET	
6	4		ORN				6	3	П		2	ъ	3	DATA SET/TERM READY	/
7	4		YEL			1	7	3				7	3	SIGNAL GND (AB)	
8	4		GRN		\Box	ام	8	3	Γ		7	1	3	ECVD LINE SIG DET	
9	0		WHT			PZ	4	-			\prod_{i}	5	3	REGICLEAR TO SEND	
10	4	22	BLU		CONN	ו א	20	3	20,	NN PZ	? (9	3	DATA TERM SET READ	×
					L	<u>.</u>			L		L				
									L			_			
					<u> </u>		<u> </u>		乚		┸				
		!							乚		┸				
					ļ				_		┸				
					<u> </u>				乚		\perp				
					<u> </u>				$ldsymbol{ldsymbol{ldsymbol{eta}}}$		\perp				
							-		匚		\perp				
							1	ļ	<u> </u>	·- · · ·	\perp		L		
							_		<u>L</u>		\perp				
			ļ				<u> </u>	ļ	<u> </u>		\bot		ļ		
					L		<u> </u>	ļ	<u> </u>		\bot	_			
			-		ļ		 	ļ	L-		+				
							l								

FORM 23562-00-015-092 DIETERICH POST CLEARPRINT 1020

CHED	LE)	(ZV)	HA		┞	_	ε	ONT	RO	L DA	ITA	TITLE			کے	C.A.	6	Z	E 1955	5 <i>y</i>		*****		UMENT I			REV
NG PG	1	1	12	Z	ĮĘ.	۶2.	4 p	POO	UCT	S DI	v. T	7	2	<i>Y/V</i>	[] []	3	E	2/	NOUS N	RS 232 VI	?	W	4 7	465	584	200	R
PPR	E	_		_	E			COO		HH?		FIRS.	T US	to o		17	7.	3	-028	-070				SH	EET /	OF 2	
		,	HE	ET 1	REV	1510	ON	ST	ATI	US							Γ			RE	/1 5 1C	N REC	CORD				
\perp	4			\Box				Ц					\Box	I		1	_	E٧	ECO		DESC	RIPTION			ORFT	DATE	APP
\bot	1	4	Ľ	Ш	Ц			Ц		Ш	Ц		┙	\perp	p	ω	0	0	-	PREL	M	RELL	ASE	•	1711		
Н		4_	<u>Ļ</u>	Ш		Ц	_	Ш		Щ			┙	\perp	þ,	101	c	/	•	REV. ID	WT	NO. 5	حامة	REMAKI	DAN	12+7-74	
1	4	╄	Ŀ	Ш		Ц		Ц		Ш		\perp		\perp	20	02	0	Z		REV COLD	es e	CABLE	FOM	o;	LA	1-8-75	
\perp	_	┸	<u> </u>	Ш	_	_	_	Ц		Ш	Ц	\dashv		┙	Ο,	وحاج	c	33	05360						DPM	1-10-25	
+	\perp	+-	┖	Ш	4	4		Ц		Ц		_	┙	_	1	A	Ŀ	9	08063	CLASS	A	RELL	EASE	CBM	770	1- ZO-78	
44	_	╀	_	Н	4	Ц	_	Ц		Щ		_	_	_	\perp	L	ı										
4-4	\dashv	\perp	<u> </u>	Ц	_	Ц	_	Ц		Ц		_	\perp	┙		1_	1										
11	\perp	╀-	╙	Ц	_	Ц	_	Ц		Ц		_					1										
$\bot \bot$		1	<u> </u>	Ц	_	Ц	_	Ц		Ш		\perp			\perp		1								1		
\sqcup	_	┸	L	Ш	_		Ц	Ц		Ш				\perp											i		
┦	_	<u>,</u>	<u>'</u>		_ '		_'	· !	_		. 1	- 1	\bot	\perp	┸	L	1										
+	4		MTE	R-DI	VISI	io M	41 1	ከሰር	11.86	CHT.		L	4	_	1	↓_	ı										
+ 1				es to								1	\perp	4	┸	L	l								1		
+	- i			rai								1	_	_	\perp		1	,									
4	ㅢ !			C-S1							"	1	_	_	上		ı	1									
	ا ل <u>ــــــــــــــــــــــــــــــــــــ</u>		60 3					_		C	له	1	\Box	Γ													
		^^	6 U3	υ.								т	7	Т		$\overline{}$	1								ı	1	


	_													31773 - 028-070	
CONTROL D		COMN	Sunta Ana, C		S DIV			34015	SHE	ET	2 01	2	WL	DOCUMENT NO 74658400	REV
CONDUCTOR IDENT.	FIND NO.	GAUGE (REF)	(REF)	LENGTH (APPROX)		OF	IIGIN	PIN	ACCESS FIND NO.		DESTINA	TION PIN	ACCESS FIND NO.	REMARKS	
1	7	22	SHIELD		COM	w	PI	1	5	CO	NN PE	7	4	PROTECTIVE GNO (A.	A)
2			BLK				1	2	1	Г	1 1	2	1	TRANSMITTED DATA	(BA)
3			BRN					5		Г		3		ECVD DATA (BB)	
4	Ш		RED		П		1	4		T		4		REQUEST TO SEND (CA	9)
5			ORN					5		Г		5		CLEAR TO SEND (CB)	
6			YEL			6		Г		6		DATA SET READY (CC	·)		
7		GRN		1	7		1		7		SIGNAL GND (AB)				
8			BLU				\Box	8				8		ECVO LINE SIGNAL DE	T (CF
9	-	1	VIO		T		1	11			1	11	1	ORIGINATE MODE	•
10	7	22	GRY		CON	W.	01	20	5	10	UN PZ	20	4	DATA TERM. LEADY (CL	2)
_					<u> </u>					<u> </u>					
	-+								-	-		+			
	1		1 1							ı					

• 8-4

DWN	CRAWFORD 221% CONTROL D								DAT	ſΑ	TITLE	00	7//	15	~-	24	4551-			PREFIX	DOCUME	HI N	O .		REV
ENG MFG	┸	u E		丄		CC	MMU	UNIC	ATION	NS		110	· KN	11.	CL	4 4	091° ETT CON	WECT	C#1	ML	747	715	700) 	00
APPR	+			+		_	COD	_	a. 927 ENT 5	_	FIRST	USED	ON			.72	2161 - 02	8-12	z			SHE	EET / 2	or 2	
			SHEET	RE	VISI	ОИ	51	IATI	JS										REVISIO	N REC	ORD				
П		\perp	П	I	L				П	I	\Box	\perp	I	2	1	REV	ECO			RIPTION			DRFT	DATE	APP
44	\vdash	4	++	4	╀	-			Н	4	4		1	00	00	00	05515	CLE	KELL	HSE				2-34-7	1/K
\dashv	\vdash	+	++	╁	╀	⊢	-	-	\vdash	\dashv	\dashv	+	+-	-	Н										
+	\vdash	+	+-+	+	╀╴	├		H	H	\dashv	+	╁	╁╌	┝	Н						•				l
17	H	+	++	\top	╁	┢	\vdash	Н	\vdash	\dashv	\dashv	+	+	+-	Н]							•	
\top	П	1	11	T	†		Г	Г			1	+	1		П										
		\perp	П	I																					
		\perp	П		$oxed{\Box}$						\Box	\perp										ı			
$\perp \!\!\! \perp$	\sqcup	\perp	\sqcup	\perp	\perp				\sqcup	\perp	1	┸	┸	L	Ц										
\dashv	\vdash	-	┵┼	-	\vdash	L	Ц	L	-			4	\bot	↓_	Ц								′		
+	Н	+	++	+	+	-	Щ	<u> </u>	\vdash	4	+	+	+-	┝	Н			1							
+	H	╁	╁┼	╁	+	┝	Н	\vdash	\vdash	\dashv	\dashv	+	+	├	Н										
+	H	+	++	+	+	\vdash	\vdash	H	\vdash	\dashv	\dashv	+	+-	╁╌	Н								-		
	_	十	11	\top	t				П	┪	\dashv	+	†	\vdash	Н										
\top					+	_			\Box	ヿ	十	\top	T	Γ	П										1
	\exists	土	П	L		<u>l</u>			L																

												32161-028-122	2
CONTROL D			NICATIONS Santa Ana, C	PRODUCTS alif 92704	S DIV.		E IDENT	SHE	ET 2 or 2		WL	DOCUMENT NO. 74715700	PEV OO
CONOUCTOR IDENT,	FIND NO.	GAUGE (REF)	COLOR (REF)	LENGTH (APPROX)	OI	RIGIN		ACCESS FIND NO.	DESTINATIO	N	ACCESS FIND NO.	REMARKS	
/	1	22	WHT			PI	2	2	PI	3	2	SD/RD	
2	1	1	1			PI	4	4	PI	5	1	RTS/CTS	
3						PI	6		PI	20		DSR / DTR	
4		Y	1			PI	12	1	PI	19		SDCD/SRTS	
5	/	22	WHT			PI	22	2	PI	25	2	RI/TB	
										ļ			
							.			<u> </u>	ļ		
										<u> </u>			
			 							 	ļ		
								 					
			<u> </u>				-			-			
	-												
			<u> </u>							_	-		
								t			_		
			i							<u> </u>	·		
						-							
												-	-
	_												

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020



ONTROL D		COM	MUNICATION Santa Ana,	S PRODUCT Calif. 92704	S DIV	·		6 IDENT 34015	SHE	ET ,	2 0	F 2	2	WL	74875756 A
ONDUCTOR DENT.	FIND NO.	GAUG (REF)	(REF)	(APPROX)		ORI	IGIN	PIN	ACCESS FIND NO.		DESTIN	IATIO	N PIN	ACCESS FIND NO.	REMARKS
1	8	24	SHIELD		CO	WW	PΙ	1	3	CO	WW	P2	1	4	PROTECTIVE GND (AA)
2			BLK					2					2		TRANSMITTED DATA (BA)
3		Ī	BRN				1	3	Ī	'		Ī	3	1	RECEIVED DATA (BB)
4			RED					4				L	4		REQUEST TO SEND (CA)
5			ORN					5				Г	5		CLEAR TO SEND (CB)
6			YEL					6					6		DATA SET READY (CC)
7			GRN					7					7		SIGNAL GND (AB)
8			BLU					8		Π			8		RCVD LINE SIG DET (CF)
9			V10					20					20		DATA TERM READY (CD)
10			GRY					22					22		RING INDICATOR (CE)
//	8	24	WHT		co	NN	PI	25	3	60	NN /	2	25	4	TERM BUSY (-)
12	8	24	W/BLK		_		-			-		_ `	_	_	Δ
/3	8	24	W/BRN		_	-				L		_	_		\triangle
14	8	24	W/ _{RED}				-			_				_	\triangle
					L			ļ		L					
				1						L					
				↓						乚					
										_					
					<u> </u>				ļ	L					
					<u> </u>					<u> </u>					
				ļ	L_					L					
					_					<u> </u>					
				 						<u> </u>					
								<u> </u>		<u> </u>					
				ļ	<u> </u>			<u> </u>		_					
								L							

• 8-6

74700900 E

DWN CHKO ENG MFG		EC.	<u> </u>			3/	6/28	CC	MM	UNIC		NS V.	47	5) O	/N: 7	CH El	IR) () () ()	10	US	SSY. RS	- -232			748			46	A
APPE				•••			- 78		COD	401	ENT		FIRS		3C		Α	_			· 					SHI	EET /	OF 2	2.
			,	HE	ET	REV	1\$1	ОИ	S.	TAT	US											REV	ISIO	N REC	ORD				
-	+	+	\bot	╀	L	L	<u> </u>	L	L	_	Ш	Ц			Ц	L	2	/	RE	_	ECO			RIPTION		i	DRFT	DATE	APP
+	+	+	╁	╁	\vdash	-		\vdash	-	⊢	Н	\dashv			\vdash	┝	101	01 A	O I	4		CLASS REMOVE				E	HY	8.18 4-19	1 , ,
	1		İ												÷	Н	۳	1	۲	+	0040	KLHOVL	<u> </u>	<u> </u>	TANIS		10	7,3	 ```\
\perp	1	\perp	L	L						L.	\Box								1	1						ĺ			
+	+	+	╀	╀	L	⊢		_	L	L	Н				Ц	L	L	L		-									
+	+	+	╁	\vdash	╁	┝	Н		├	\vdash	Н	-	\dashv		Н	L	├-	⊢	l										
\top	†	+	T	T	T	-	Н	H	┢		Н	\dashv	┪		Н		┢	┢	l								-		
\Box	I																		1										
+	+	+	╀	L	L	<u> </u>			_	_	Ц		_		Ш	L	┡	L	l	-							ŀ		
\dashv	+	+	╁	╁	├	_	Н	_	-	-	Н	\dashv	\dashv		Н	_	╀	├	l	-		İ			,	_ !	l 	l	<u>'</u>
\top	\dagger	十	t	┢		┝	Н	Н	┢	\vdash	Н		\dashv		Н	_	 -	┢	ı	-				IN	TER-DIVIS	ION.	AL DOC	UMENT	1
	1																		1	1					nges to ti				
+	4	+	1	<u> </u>		_	Ц		L	<u> </u>			\Box				L	L		1					coval of				
+	+	╁	╁	┝	H	_	Н	_	H	H	Н	\dashv	-	-	Н		⊢	-	ŀ	-				AA6		1.01	.024-	12	╛
NOT	ES	:	1	L	ш	Ц.			_	<u> </u>	ш				Ш		_	L_	_			<u> </u>		***	u 3u	-			•
																									r	D	ETACH	ED LIST	s
FORM	1924	16-01-0	15-09	2 DI	ETER	RICH	POS	T CL	EAF	PRO	VT 1	020							_							_		PRINTED	IN U.S.A

CONTROL D		CO		NICATIONS Santa Ana, C		S OIV.			E IDENT 4015		ĒΤ :	2 OF	2	WL	74875846 A
CONDUCTOR IDENT.	FIND NO.	GAL (RE		COLOR (REF)	LENGTH (APPROX)		OR	IGIN	PIN	ACCESS FINO NO.		OESTINAT	ION PIA	ACCESS FIND NO	REMARKS
/	4	24	1	SHIELD		COI	VV	PI	1	3	501	VN P2	2 /	3	PROTECTIVE GND (AA)
2	4			BLK					2	3		P	2 3		TRANS/RCVD DATA
3	4			BRN				Ţ	3	3		ρ.	2 2		RCVD/TRANS DATA
4	13			WHT	1.0 254 MM				4	3		P	5		REQ CLEAR TO SEND
5	4			RED					5	-		P	2 8		RCVD LINE SIG DET
6	4			ORN					6	3			20)	DATA SET/TERM READY
7	4			YEL					7	3			7		SIGNAL GND (AB)
8	4	_		G-RN				PI	8	3			4		RCVD LINE SIG DET
9	13				7.0 25.4 MM			P2	4				5		REQ/CLEAR TO SEND
10	4	24		BLU		CON	/N	PI	20	3	COL	W P.	2 6	3	DATA TERM SET READY
														1	
			_												
								_						1	
													<u> </u>		
													1_	1	
<u> </u>															
			_											<u> </u>	
			_								<u> </u>		ļ		
			\dashv										<u> </u>		
\vdash			_										4	<u> </u>	
			\dashv										1	<u> </u>	
			_										<u> </u>		
L			_												
FORM 23562-00															

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

DWN CHKI ENG		£.	CK.				3/15 3/15 9/	汉	CO	MM	UNIC	ATIO	INS	4	70	SY/	Λ(/(CH	IR(DΝ	ISSY OUS 10DE 1	Æ	?S-232	WZ			760	Ä
APPI			<i>X</i>							COO		DENT		!		29		Α								SHEET	1 OF 2	2
L				SH	EET	R	E۷۱	SI	ОИ	S	TAT	us											REVISI	ION RE	CORD			
Н	4	1	4	4	4	4	\Box			L	L	Ĺ		Ц		П		2	_	RE		,		CRIPTIO		DR		APP
\vdash	+	\dashv	+	+	+	+	4	-	_	-	┞	╀	⊢	Н		Н	L	-	-	01			CLASS					1/5
H	+	\dashv	†	+	+	\dagger	+	-	<u> </u>	-	╁╴	H	\vdash	Н	⊢	Н	┝	╀	A	A	064	8	REMOVED	CL .C.	PAR 15	70	9 APRITS	
	1		\perp	I	1	1													T									
Ц	\perp	_	\perp	4	1	4	\Box				L		L		П												-	
\vdash	4	\dashv	\dashv	+	4	4	4	-		_	L	L	L	lacksquare		Ц	L	┞	L							ŀ		
H	┪	+	+	+	+	+	\dashv	\dashv	-	H	├	├-	\vdash	\vdash	┝	Н	_	╀	Ͱ	ł								1 1
H	+	\dashv	\dashv	+	\dagger	\forall	+	_	-	H	┢		┢	Η	H	\vdash	┝	┢	\vdash	l								
	I		1	1	T	I	_						Г			П			T	1								
\sqcup	4	\downarrow	\perp	4	_	\bot	_						L			П		L		1					,			
${oldsymbol{arphi}}$	\dashv	\dashv	+	+	+	+	-	4		L	_	┡	_	Н	L	Н	<u> </u>	 	_									
	┪	+	+	+	+	+	\dashv	-		-	┝	\vdash	⊢	Н	\vdash	Н	┝	╀	┞	l								
1	+	+	\forall	\dagger	\dagger	7	1	ᅥ			H	H	-	Н	┝	H	┝	┢	۲	ı								
	\Box			I	I															1				٠, -		1	l	
МО	TES	<u> </u>	Ι	•	Ι	Ι														L				_	Changes to	this do	DOCUMENT requirements of the control	ire []
																								L	er CDC-ST	D 1.01.0	24.	#S
FORM	1 192	246-0	1-015	-092	DIE.	TER	ІСИ-	POS	тс	LEAI	RPRI	NT 1	1020											-		DETA	CHED LIST	

			Santa Ana, C	alıf. 92704		L		4015	\perp	She	ti 2	OF			WL	DOCUMENT NO. 74875760	A
ONDUCTOR DENT.	FIND ND.	GAUGI (REF)	E COLOR (REF)	LENGTH (APPROX)		ОЯІ	GIN	₽₩	ACCI FIND	ESS NO.		DESTINA	TION	PIN	ACCESS FIND NO.	REMARKS	
1	8	24	SHIELD		CON	N A	91	1	3	3	(0)	VN P	2	1	4	PROTECTIVE O	GND (AA
2	T		BLK				I	2					П	2		TRANSMITTED DA	ATA (BA
3			BRN		Î			3	1			,		3	•	RECEIVED DATA	(BB)
4			RED					4						4		REQUEST TO SE	ND (CA
5			ORN	L				5						5		CLEAR TO SENI	CB)
6	\bot		YEL					6						6		DATA SET RE	
7			GRN					7						7		SIGNAL GND (A	<i>B</i>)
8			BLU					8						8		RCVD LINE SIGNAL	DETC
9			VIO					//						//		ORIGINATE MO	DE
10	8	24	GRY		CON	W.	PI	20	3	3	COI	NN P	2	20	4	DATA TERM. READ	Y (CD)

• 8-8

	Т	_		_		١.	_																			
DWN	+		γc		<u>"</u>	8	7-7	G	⋑			111	LE		CA	BL	E	AS	SEMBLY	1	PREFIX	DOCUME	NT P	NO.		REV
CHED		R.A.																	ONOUS		WL	74	27	7619	4	A
ENG	4	R.A.	CRA	WF	DRD	10/	78	COL	UMU VSTE	NICA	TIONS	S .							DEM (RE		100 -	l ' '	0,	010	′	7
MFG	4	R. 1	-RII	DI	CICH				ta An	a, Ca.	DIV. 9270	4	51 U	SED		20		,	DEM CHE	Christy	+		-			
APPR	┸	JK				11-	78	٩		10£1		1	V	42	2	1	1						SH	EET (OF 2	j
<u> </u>	┸					L		<u>L</u>	34	UIS		L.	′′	, _	٠,	4 7	7								or Z	,
			SI	HEE	TR	EVI	Sic	ИС	STA	ATU:	s									REVISIO	N REC	ORD				
	L	\Box			Ц		\Box	\Box	\perp	\Box		L	L	L		2	1	REV	ECO	DESCR	RIPTION			DRFT	DATE	APP
ш	L	\perp	Ц				_	\perp	4	_	\perp		L			01	01	01	08507	CL B RELE	ASE			AV	8-78	JK
	L	\perp			Ш			\perp	ᆚ	\perp				_	<u></u>	Α	Α	A	8648	CHANGED PI	N/ RE	F.		7732	4-79	水
ىلــا									Т		Т	П		Π	П				1					1	-	
					П	T	П		Т	Т	T	Т	П	Т												
\Box		\Box			\Box	\dashv	┪	\dashv	\top	1	十	T	\vdash	1			Т	Ė								
		\vdash	┪		\vdash	_	_	す	+	_	+	+-	✝	t	<u> </u>	1	Н		1							l
\vdash	_	┪	-		H	\dashv	+	\dashv	+	+	+	╁	\vdash	Н	\vdash	\vdash										
$\vdash \vdash \vdash$	Н	+-	-+	_	-	\dashv	+	+	+	+	+-	┿	-	\vdash	-	├-	H		ŀ					1		
\vdash	-	+				\dashv	\dashv	+	+	+	+	╄	<u> </u>	\vdash	Щ	┡	<u> </u>		ļ							ļ
\vdash	L	╁	-	_	\dashv	4	-	\dashv	4	4	_	╄	ļ_	Ш		L.	Ш						į	1 1	İ	ĺ
-	_	\sqcup		_	Ц	_	4	_	ᆚ	\perp		┸	乚	Ш				ŀ		1			į			
$\sqcup \sqcup$	_	\sqcup	\perp	_		丄	\perp	\perp												1		,	- !			
		Ш											1							1						
		1 1				П	П		Т	Т	Т	Т		П						ŀ						
		П	1		\neg	╗	T		T		\top	T		П			П									
		\Box	╗	╗		寸	7	1	+	\top	+	T		П	Н		H							1 1		1
		1 1	7	┪	_	T	+	\top	+	+	╅	1-	_	Н	Н	\vdash	\vdash									L :
	-	1 1	+	-	+	+	+	+	╁	+	+	┿	-	Н		-	Н				AA	PQ30				
NOTE	c .		_	_	_			1				1	L	ш		L		L	L	<u> </u>			_			— ,
NOTE	3																								CUMENT	
																					Ci	anges to	this	docum	ent requir	re
																									Division	
																					Pe	r CDC-ST	D 1.	D1.024.		
																					•	L				
																							D	ETACHE	D LISTS	5
FORM 192	246-	02-015	-092	DIE	TER	CH-PC	OST	CLEA	RPR	INT 1	020														PRINTED II	NIISA

ONTROL D		COM	MUNICATIONS Santa Ana, C		OIV.	CODE IDENT	SHEE	T	2 OF	- 2	WL	74876194	REV
ONDUCTOR DENT.	FIND NO.	GAUGI (REF)	E COLOR (REF)	LENGTH (APPROX) FT	ÓF	IGIN	ACCESS FIND NO.	DE	STINATI	ON	ACCESS FIND NO.	REMARKS	
1	8	22	SHIELD	50.0	PI	1	3		P2	11	4	GND (FRAME)	
2	1	A	BLK	一 个	A	2	1		4	2	T	SEND DATA	
3			BRN			3			1-	3		REC DATA	
4			RED			4				4		RTS	
5			ORN			5				5		CTS	
6			YEL			6				6		DSR	
. 7.			GRM			7			T	7		GND (FRAME)	
8			BLU			8				8		DCD	-
9			V10			19				19		SRTS	
10			GRY			12				12		SDCD	
11	8	22	WHT/BLK			20	4		Y	20	Y	DTR	
1	015 003		CH-POST CLE										-,

74700900 E

This app	endix consists of an alphabetical of all terms and abbreviations,	IAV	Input available
includin	g acronyms and mnemonics, used manual. In the text many signal	IBF	Input buffer full
names li	sted herein only exist in their x) or reverse level (xx*) state	IC	Input control
but are	presented here only in their true ntional state.	IEN	Input end
ACLA	Asynchronous communications	IER	Input error
	line adapter	IF	Information format
ADD	Address	II	Information input
A-O-I	AND-OR-Invert (circuit or function)	ILE	Input loop error
CLA	Communications line adapter	ILES	Input loop error status
CLE	Communications line expansion	IO	Information output
CO	Code bit	IODD	Output data demand
COM	Command word	ION	Input on
CRC	Cyclic redundancy check	IS	Input select
CTS	Clear to send	ISON	Input status on
CTSS	Clear to send status	ISR	Input status request
DAST	Data associated status	IST	Input strobe
DAT	Data receive register	ISUP	Input supervision
DAV	Data available	LED	Light-emitting diode
DCD	Data carrier detect	LIT	Loop internal test
DCDS	Data carrier detect status	LM	Loop multiplexer
DLM	Data line monitor	LSI	Large-scale integration
DSR	Data set ready	MCL	Master clear
DSRS	Data set ready status	MLIA	Multiplex loop interface adapter
DTO	Data transfer overrun	Modem	Modulator-demodulator
DTOS	Data transfer overrun status	NAND	Not and (circuit or function)
DTR	Data terminal ready	NOR	Not or (circuit or function)
ЕСНО	Echoplex mode	NPU	Network processor unit
END	End of input frame	ODATA	Output data
FDX	Full duplex	ODD	Output data demand
FES	Framing error status	OER	Output error
HDX	-	OF	Output format
IADD	Half duplex Input address	OLE	Output loop error
TUUU	input audiess	ОМ	Originate mode

74700900 C

		ÁÚ.	
OON	Output on	SCL	Status clear
osc	Output select clear	SCLA	Synchronous communications line
OSL	Output select		adapter
OST	Output strobe	SD	Send data
OSUP	Output supervision	SDCD	Secondary data carrier detector
PES	Parity error status	SDCDS	Secondary data carrier detector status
PI	Parity inhibit	SELI	Select input
PSET	Parity set	SELO	Select output
RCK	Receive clock	SODD	Set output data demand
RD	Receive data	SRLSD	Secondary receive line signal
RF	Reference frequency		detector.
RHR	Receive holding register	SRTS	Secondary request to send
RI	Ring indicator	TB	Terminal busy
RIBF	Reset input buffer full	TCK	Transmit clock
RIS	Ring indicator status	TD	Transmit data
RLSD	Receive line signal detector	THR	Transmitter holding register
RODD	Reset output data demand	THRE	Transmitter holding register empty
RSD	Restraint detector	THRL	Transmitter holding register
RSR	Receive shift register		load
RTS	Request to send	TSR	Transmitter shift register
R/W	Read/write	TTL	Transistor-transistor logic
SAV	Status available	UART	Universal asynchronous receiver- transmitter
SB	Stop bit		

TO CONVERT DECIMAL TO HEXADECIMAL

- Find decimal number in body of table (Example: 157).
- Scan horizontally to the left to find the first hexadecimal digit (in this case, 9).
- Scan vertically up (from 157 in table) to find second hexadecimal digit (in this case, D).
- Thus decimal number 157 = hexadecimal number 9D.

TO CONVERT HEXADECIMAL TO DECIMAL

- Find first hexadecimal digit in lefthand column (Example: D).
- Find second hexadecimal digit in top row (Example: 9).
- Simultaneously scan horizontally to right (from D) and scan vertically downward (from 9) to find point of intersection in body of table (in this case, 217).
- Thus hexadecimal number D9 = decimal number 217.

-Second Hexadecimal Digit-С F В Α D E First Hexadecimal Digit A В C D E F

TABLE B-1. HEXADECIMAL/DECIMAL CONVERSION

COMMENT SHEET

Asynchronous Communications Line Adapter DU137-A,

MANUAL TITLE: DU189-A/B, DU190-A/B, and DU191-A/B,

Hardware Maintenance Manual

PUBLICATION NO.: 74700900 REVISION: E

NAME:			
COMPANY:			
STREET ADDRESS:			
CITY:	STATE:	ZIP CODE:	

This form is not intended to be used as an order blank. Control Data Corporation welcomes your evaluation of this manual. Please indicate any errors, suggested additions or deletions, or general comments below (please include page number references).

FOLD

OLD



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS

PERMIT NO. 8241

MINNEAPOLIS, MINN.

POSTAGE WILL BE PAID BY

CONTROL DATA CORPORATION

Publications and Graphics Division P. O. Box 4380-P Anaheim, California 92803



)LD

FOLD

CUT ALONG LINE